transistor tester
select matched pairs the easy way

chess computer
using a 16-bit μP
The New Maplin Matinée

Amazing Value
For Only
£299.95 + £99.50 for cabinet if required.


Full construction details in Electronics & Music Maker magazine.

The complete buyers' guide to electronic components. With over 300 pages, it's a comprehensive guide to electronic components with thousands of photographs and illustrations and page after page of invaluable data. Get a copy now - it's the one catalogue you can't afford to be without.

Maplin Electronic Supplies Ltd.
All mail to: P.O. Box 3, Rayleigh, Essex SS6 8LR
Telephone: Southend (0702) 554122, Sales (0702) 552911
Shops:
150-161 King Street, Hammersmith, London W6. Telephone: (01) 748 0026
264 London Road, Westcliff-on-Sea, Essex. Telephone: Southend (0702) 554000.
Both shops closed Mondays.

Catalogue now on sale in all branches of WHSMITH Price £1.00
selektor .................................................. 4-01

transistor match-maker .................................. 4-04
This is a device capable of picking matched transistor pairs from a whole pile of 'possibles', and all within seconds. Two transistors will be 'matched' if their base/emitter voltage and their current amplification are the same. It really is an indispensable aid and saves hours of tedious work.

universal power supply .................................. 4-06
Elektro presents a power unit that is bound to be popular: it is cheap, straightforward and can be used for a variety of purposes, including experiments, as it can be adjusted between 0 and 20 V.

intelekt .................................................. 4-10
The chess computer described in this article plays a good game. It is designed around Intel's new 8088 16-bit microprocessor and features both reasonable speed and reasonable intelligence. Being able to play at various levels of skill, it will make a worthy opponent for many chess enthusiasts.

humidity sensor ........................................ 4-19
Detecting humidity involves a great deal more than meets the eye. Until recently, the few reliable devices available were too complex for widespread use. This article presents a humidity sensor that has many advantages, despite its unsophisticated circuitry. Incorporated directly into an electrical measuring circuit, it will serve a variety of purposes, besides which it is easy to operate, maintain and calibrate.

we haven't forgotten the TV games computer! .............. 4-21

logic analyser II ........................................ 4-22
Last month, the basic principles of the logic analyser were explained with the aid of block diagrams. Now the moment has arrived to see what the actual circuit diagrams look like. Again, the unit has been split up into two sections: the logic analyser itself and the cursor circuit. This makes it easier to 'place' the various parts previously shown in the block diagrams.

crystal-controlled stroboscope ........................... 4-26
It is common practice for record player manufacturers to include a stroboscope with a speed calibration disc. This is very cheap and extremely accurate — especially if it is crystal-controlled. Find out how to make your own.

junior cookbook ....................................... 4-28
Here are a few healthy recipes to keep you and your computer in good shape until Book Two arrives.

market .................................................... 4-32

advertisers' index ...................................... UK-20

SPECIAL SUPPLEMENT:

16-bit microprocessors
The pace of present-day developments in computer science is amazing. Now even 16-bit 'micro' processor systems are integrated on a single chip and already equal, if not surpass, modern 'minicomputers'. This means that a full-fledged personal computer is within any enthusiast's reach. The only problem is: which one? This article gives a survey of the available types and discusses the pros and cons of each particular system.
New! Sinclair ZX81
Personal Computer.

Kit: £49.95

Reach advanced computer comprehension in a few absorbing hours

1980 saw a genuine breakthrough—the Sinclair ZX80, world's first complete personal computer for under £100. At £99.95, the ZX80 offered a specification unchallenged at the price. Over 50,000 were sold, and the ZX80 won virtual universal praise from computer professionals.

Now the Sinclair lead is increased: for just £69.95, the new Sinclair ZX81 offers even more advanced computer facilities at an even lower price. And the ZX81 kit means an even bigger saving. At £49.95 it costs almost 40% less than the ZX80 kit!

Built: £69.95

Lower price: higher capability
With the ZX81, it's just as simple to teach yourself computing, but the ZX81 packs even greater working capability than the ZX80.

It uses the same micro-processor, but incorporates a new, more powerful 8K BASIC ROM — the 'trained intelligence' of the computer. This chip works in decimals, handles logs and trig, allows you to plot graphs, and builds up animated displays.

And the ZX81 incorporates other operation refinements — the facility to load and save named programs on cassette, for example, or to select a program off a cassette through the keyboard.

Higher specification, lower price — how's it done?
Quite simply, by design. The ZX80 reduced the chips in a working computer from 40 or so, to 21. The ZX81 reduces the 21 to 4!

The secret lies in a totally new master chip. Designed by Sinclair and custom-built in Britain, this unique chip replaces 18 chips from the ZX80!

Kit or built — it's up to you!
The picture shows dramatically how easy the ZX81 kit is to build: just four chips to assemble (plus, of course the other discrete components) — a few hours' work with a fine-tipped soldering iron. And you may already have a suitable mains adaptor — 600 mA at 9 V DC nominal unregulated (supplied with built version).

Kit and built versions come complete with all leads to connect to your TV (colour or black and white) and cassette recorder.

New Sinclair teach-yourself BASIC manual
Every ZX81 comes with a comprehensive, specially-written manual — a complete course in BASIC programming, from first principles to complex programs. You need no prior knowledge — children from 12 upwards soon become familiar with computer operation.

Proven micro-processor, new 8K BASIC ROM, RAM — and unique new master chip.
If you own a Sinclair ZX80

The new 8K BASIC ROM used in the Sinclair ZX81 is available to ZX80 owners as a drop-in replacement chip. (Complete with new keyboard template and operating manual.)

With the exception of animated graphics, all the advanced features of the ZX81 are now available on your ZX80— including the ability to drive the Sinclair ZX Printer.

Coming soon— the ZX Printer

Designed exclusively for use with the ZX81 (and ZX80 with 8K BASIC ROM), the printer offers full alphanumerics across 32 columns, and highly sophisticated graphics. Special features include COPY, which prints out exactly what is on the whole TV screen without the need for further instructions. The ZX Printer will be available in Summer 1981, at around £50— watch this space!

16K-BYTE RAM pack for massive add-on memory.

Designed as a complete module to fit your Sinclair ZX80 or ZX81, the RAM pack simply plugs into the existing expansion port at the rear of the computer to multiply your data/program storage by 16!

Use it for long and complex programs or as a personal database. Yet it costs as little as half the price of competitive additional memory.

How to order your ZX81

BY PHONE— Access or Barclaycard holders can call 01-200 0200 for personal attention 24 hours a day, every day.

BY FREEPOST— use the no-stamp-needed coupon below. You can pay by cheque, postal order, Access or Barclaycard.

EITHER WAY— please allow up to 28 days for delivery. And there’s a 14-day money-back option, of course. We want you to be satisfied beyond doubt—and we have no doubt that you will be.

To: Sinclair Research Ltd, FREEPOST 7, Cambridge, CB2 1YY.

Remember all prices shown include VAT, postage and packing. No hidden extras. Please send me:

<table>
<thead>
<tr>
<th>Qty</th>
<th>Item Description</th>
<th>Code</th>
<th>Item price</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>Sinclair ZX81 Personal Computer kit(s). Price includes ZX81 BASIC manual, excludes mains adaptor.</td>
<td>17</td>
<td>19.95</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Ready-assembled Sinclair ZX81 Personal Computer(s). Price includes ZX81 BASIC manual and mains adaptor.</td>
<td>18</td>
<td>49.95</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Mains Adaptor(s) (600 mA at 9 V DC nominal unregulated).</td>
<td>18</td>
<td>49.95</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>16K-BYTE RAM pack(s).</td>
<td>17</td>
<td>19.95</td>
<td></td>
</tr>
</tbody>
</table>

TOTAL: £

Please tick if you require a VAT receipt ☐
* I enclose a cheque/postal order payable to Sinclair Research Ltd, for £
* Please charge my Access/Barclaycard account no.

* Please delete/complete as applicable.

Name: Mr/Mrs/Miss
Address:

FREEPOST— no stamp needed.
Private TV by public telephone

Conventional television signals are very expensive to transmit over landlines, because the signal occupies such a large part of the electromagnetic spectrum that costly circuits and cables have to be used. British Telecom, the telecommunications part of the British Post Office, has been studying ways of reducing the cost of television transmission in an effort to make more applications economically attractive. All the techniques put forward inevitably compromise the quality of the display in some way (that is, they send less information than the basic TV signal is capable of carrying) and therefore call into question the acceptability of such displays for various purposes; in each case the suitability can be judged only by trial under realistic circumstances. Industrial development has been started on a range of novel equipment, including slow-scan TV converters, narrow-band (1-MHz bandwidth) TV equipment, video-conference terminals and real-time picture-compression converters, and over the next two to four years will be conducting trials within private and public-sector companies which have suitable applications.

The first of these developments to go into production and on practical trials is a slow-scan TV system which operates over the public telephone network or any data circuit.

Reduction

Because conventional television signals occupy a bandwidth equivalent to almost 2000 telephone circuits, a great deal of compression of that frequency range is obviously needed. There are three distinct ways of achieving that aim. In increasing order of complexity, and therefore cost, it can be done by reducing picture clarity; by reducing the speed of transmission of each image (sending fewer picture 'frames', or complete scans, in a given time); or by reducing the amount of redundant information in the picture. The first two means are fairly obvious, the third is less so.

In the present system the most significant reduction is in speed: for many purposes it simply is not necessary to transmit the usual 25 frames every second, so an immediate reduction of 100 or 1000 times is realized by taking four or 40 seconds respectively to transmit one image. A further factor of five is achieved by reducing the clarity, through sending only one complete set of scanning lines, or field, instead of two interlaced sets per frame as in broadcast TV, and limiting the horizontal resolution (along the scanning line) to about 210 visible points per line.

In conventional TV cameras and monitors, the signal representing one field is generated and displayed in 20 milliseconds. It follows that to make a discrete field available for transmission and viewing over a much longer period, a picture store must be provided at both the transmitting and receiving terminals. At the start of a sequence, or upon an alarm or other command, a TV field is captured in the transmitting-end store. From there, it is sent, at a rate determined by the available bandwidth of the transmission system, to the identical receiving-end store, the contents of which are continually displayed on the monitor. The observer therefore sees each new picture gradually over-writing the previous one from left to right, which is why we call the technique slow-scan TV.

Digital System

Slow-scan TV is not new. Analogue systems, in which the video-signal wave is carried over voice-band telephone lines, have been on the market for some years. They suffer from accumulation of noise, especially over long distances where slow-scan TV offers the greatest savings. Distortions also show up directly. Digital transmission systems, in which the analogue waveform is encoded as a series of digital pulses of equal amplitude, do not suffer these defects; provided digit errors in transmission are infrequent, the quality of picture is independent of the distance travelled. Moreover, with the advent of silicon-chip TV digitizers and cheap digital memories, the terminals match much better to digital transmission than they do to analogue. There is also scope for the third category of picture reduction, that is, removing some redundant information from pictures which have already been translated into digital code.

In our equipment, only relatively simple encoding is used. The picture is expensive to provide over any great distance, their use tends to be in the

---

Figure 1. In television broadcasting, one complete picture field is generated and displayed in 20 milliseconds. To make a field available for transmission and viewing over a much longer period, picture stores must be used at both terminals, as in the above block diagram of a typical system. Listed below are applications for television broadcasting. Applications 1 to 9 can be classified as remote surveillance systems, with transmission in one direction only and the transmitter usually unmanned. The rest use two-way communication, though not necessarily involving the transmission of pictures in both directions. They work on voice-band telephone lines with a bandwidth restricted to about three kilohertz.
range of only a few kilometres where transmission can be over ordinary captured as 290 scan lines, each containing 210 visible picture elements (pel). When speech is encoded for telephone communication, 8-digit 'words' are used to convey information about the original speech waveform. This is known as 8-bit pulse-code modulation (PCM). Here, each picture element is encoded as a 4-bit word which represents the difference between that pel and the one immediately above it in the picture. In this way both picture stores are only half the size that they would be for 8-bit PCM. Transmission time is halved, too; provided quality, of course (at least to the practiced eye), is slightly reduced. In the receiver terminal, the 4-bit differential words are decoded to 8-bit PCM before display, and field-repeating is necessary to feed the conventional 625-line TV monitor.

By further extending the coding scheme we can reduce the 4-bit words to an average of two to three bits, depending on the content of the picture. However, there is a good prospect that in later generations of slow-scan systems more complex processing will eventually reduce the average information to, perhaps, between half a bit and one bit per sample, with a corresponding reduction in time before the next frame can be displayed to keep the picture up to date.

The use of entirely digital apparatus has the additional advantage that it can be matched to any digital circuit. So, while a good quality voice-band circuit can support a data rate of 9-6 kbit/s, giving a picture time of 15 to 25 seconds, an international circuit accepting subscriber dialling will be slower than that. On the other hand, a private wire or a 'packet-switched' system, in which data is stored and then transmitted rapidly when the user's turn in the traffic queue comes round, may be a good deal faster.

So digital slow-scan is considerably versatile in the way it fits into existing telecommunications networks.

**Applications**

Because of the cost of terminal equipment, slow-scan TV is not appropriate to short distances, for it is then probably cheaper either to install a special cable or to use 313-line TV signals over telephone lines with repeating amplifiers at intervals of, say, 1½ km or less. In fact such a system is included in plans for other visual-service trials. But for applications where service must be provided at short notice, or only temporarily, slow-scan TV may be attractive if the resolution and up-date time are acceptable. The same is true of connections longer than a few kilometres, where conventional TV becomes too costly or impractical.

To study how well it works, various applications have been selected for trials. Systems in operation or already planned are listed in the table on page 13. The upper group can be classed as remote surveillance; the systems are uni-directional, with the transmitting end usually unmanned. Some are permanently in operation, but those using dial-up circuits, in which communication over the link is set up by dialling over the telephone, either in a private network or in the public system, require an automatic-answering or alarm-triggered automatic-dialling device. In a minority of applications the transmission rate is 48 kbit/s, highly desirable from an operational view-point.

<table>
<thead>
<tr>
<th>Application</th>
<th>Distance</th>
<th>Transmission</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protecting radio station after terrorist threat</td>
<td>5 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>Detecting illegal dumping; rapid installation,</td>
<td>2 - 3 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>temporary use</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Protecting bullion vault</td>
<td>5 km</td>
<td>48 k/s on metallic pair</td>
</tr>
<tr>
<td>Security monitoring of premises at night</td>
<td>120 km</td>
<td>4-8 k/s dial-up on PABX</td>
</tr>
<tr>
<td>from two cameras on one system</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Monitoring road traffic for control of signals</td>
<td>25 km</td>
<td>48 k/s on repeatered pair</td>
</tr>
<tr>
<td>6. Extension of radar displays to port control</td>
<td>10 km</td>
<td>48 k/s on metallic pair</td>
</tr>
<tr>
<td>office</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Underwater surveillance from submersible craft</td>
<td>400 km</td>
<td>Data via acoustic transmission</td>
</tr>
<tr>
<td>(via ultrasonic transmission link)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Security monitoring of premises at night, from one</td>
<td>20 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>place</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Occasional access to remote camera for traffic</td>
<td>100 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>control</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sending X-ray pictures from hospital to consultant</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11 Editorial submission to upper management</td>
<td>80 km</td>
<td>9-6 k/s on private voice circuit</td>
</tr>
<tr>
<td>12 Liaison between processing plants</td>
<td>300 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>13 Aid to project collaboration between</td>
<td>150 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>laboratory and contractors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14 Conferences between people in various places</td>
<td>250 km</td>
<td>4-8 k/s dial-up on PSTN</td>
</tr>
<tr>
<td>15 Conferences between people in various places</td>
<td>40 km</td>
<td>48 k/s on private groupband circuit</td>
</tr>
<tr>
<td>16 Conferences between people in various places</td>
<td>200 km</td>
<td>4-8 k/s on private telephony system</td>
</tr>
<tr>
<td>17 Editorial conferences between newspaper offices</td>
<td>150 km</td>
<td>4-8 k/s on private circuit</td>
</tr>
</tbody>
</table>

Figure 2. Examples of the quality of various pictures received over digital slow-scan TV systems. In the two to the left, a new picture is gradually over-writing the previous one from left to right. Prolonged tests are being carried out to assess acceptability in practice and findings will be made available late in 1981.
because the up-date time is only five seconds; but because such circuits are telephone wire pairs. If necessary, for greater distances, amplifiers are used at intervals of about 10 km to maintain signal strength. The only likely use over greater distances is where a so-called 'groundband' circuit, with a bandwidth of 48 kHz, is already available for other purposes but can be taken over when it is idle.

All the other systems are on voice-band circuits, that is, with bandwidths of about three kilohertz. Although this means the picture speeds have to be slower, such circuits are by far the most readily available, especially if dial-up access to the telephone network is acceptable. Not surprisingly, many security-surveillance systems are not needed during working hours, but their continuous use of lines and switch outlets at night, when not needed for other traffic, makes for economical use of those resources.

The lower group in the table involves two-way communication, though not necessarily sending pictures both ways (see applications 10 and 11). The main use is as an aid to working discussions between people in different places but closely involved with the same project, product or service. It is in these 'conferencing' applications that there is greatest room for doubt about the quality and speed of the picture. The restricted resolution of 210 x 290 visible pels is thought to be good enough for sketches, diagrams, many (but not all) X-ray pictures, newspaper layout and views of most solid objects such as printed circuit boards, but it does not reproduce 200-mm lines of typescript well enough for comfortable viewing; it remains to be seen how often this becomes a disadvantage in practice.

It is, of course, technically feasible to make a slow-scan system of, say, 420 x 580 pels, but the transmission time becomes four times longer, which is perhaps an even greater detriment to conferencing applications.

Few people who are likely to use slow-scan TV in Telecom trials or in the first years of a public service are familiar with the form of picture presentation. Many react quite favourable at first contact, tending not to notice the lower resolution nor to condemn the slow speed or lack of colour. But it is now becoming apparent that such spontaneous opinions are a poor guide to the true worth of the system. Consider the frustration of the security man who feels sure something is in need of attention but must wait 50 seconds to be absolutely certain, or of the energetic designer who wishes to display several modifications to his sketch in quick succession.

Feed-back

Only a prolonged test in the service for which it is intended can give a reliable indication of how acceptable a system is for a particular job. The economics of the system, too, can be assessed only against alternative ways of performing the same essential task, such as having a security guard at the site to be protected. This means that feedback from people trying the system out, usually after they have been using it for at least six months, is vital to Telecom's visual-service trials.

In addition, experience of the engineering requirements is a valuable pointer to the directions that further system developments should take. It has already been found, for example, that means for camera selection and other forms of control, probably by momentarily reserving the data flow, would greatly improve the value of a system for surveillance work, as would an ability to detect movement.

The findings of our slow-scan television trial will be summarized in a report late in 1981, a digest of which will be released to interested organizations. The outcome promises to be a profitable new public service.

Dr N.D. Kenyon,
British Telecom Research Laboratories, Martlesham Heath

Rocket to inner space

The 30-megavolt vertical tandem Van de Graaff accelerator due to come into use early this year at the UK Science Research Council's Daresbury Laboratory, near Liverpool, is the largest in the world and will provide scientists with a novel means of studying nuclear matter. Known as the Nuclear Structure Facility (NSF), it will be used mainly to accelerate heavy ions. Collisions of heavy ions are predicted to be capable of generating shock waves in which abnormally high-density matter may be created, such as exists only in the cores of neutron stars. This view is of the 41-metre high-voltage column, looking down past the centre high-voltage terminal to the base: the picture was taken before the intershield was fitted.

(Spectrum 172)
Finding matching transistors is a highly unpopular and tedious occupation. Nevertheless, it is one of those jobs that just have to be done from time to time, as such transistor pairs are often used in differential amplifiers and in particular, of course, when they act as temperature sensors. Usually, it means improvising a test circuit, getting hold of a universal meter and spending the entire evening testing a whole pile of transistors while jotting down the results. Better make sure there’s nothing on the box that night!

Elektor has now come up with a shortcut in the form of a transistor tester. It makes life a lot easier, as it actually compares two transistors. LEDs light to indicate whether their $U_{BE}$ and $HFE$ correspond or not. The circuit does all the work — you just plug in transistors and watch the LEDs. There are three LEDs altogether: one to indicate that sample no. 1 is ‘better’ than no. 2, one to indicate the opposite and another to show the pair is a perfect match.

**Operation**

All this may seem rather complicated, but in actual fact the tester is based on a fairly straightforward principle. Figure 1 shows a simplified version of the circuit to make matters clear. A triangular wave-shape is applied to the transistors under test (TUTs). Any differences between their collector voltages are detected with the aid of two comparators and will be indicated by the LEDs. That, in a nutshell, is the theory.

Now to put it into practice. As shown in figure 1, the two TUTs are driven by exactly the same control voltage, but their collector resistors are marginally different. $R_{2a}$ and $R_{2b}$ together are slightly greater in value than $R_1$, whereas $R_2$ alone is a little smaller than $R_1$. And that is the whole trick of the tester circuit.

Let us suppose the two TUTs are identical as far as their $U_{BE}$ and $HFE$ are concerned. The rising slope of the input voltage will then switch both on at the same time and the voltage at their collectors will drop. If we were to freeze the action at any point, we would see that TUT2’s collector voltage is a tiny bit lower than that of TUT1, due to its total collector resistance being slightly greater. Since, on the other hand, $R_2$ is a little smaller in value than $R_1$, the voltage at the $R_2a/R_2b$ junction will be slightly higher than that at the collector of TUT1.

As a result of this, the +‘ input of comparator 1 will be positive with respect to its –‘ input. This means that the output of K1 will be high and LED

---

**Figure 1.** The simplified circuit diagram of the transistor tester. Comparators check the two transistors for differences in voltage and the result is indicated by the LEDs.
D1 will not light. At the same time, the ‘+’ input of K2 is negative with respect to its ‘−’ input and so its output will be low and LED D3 will not light either. In this situation, where K1’s output is high and K2’s is low, D2 will light up as an indication that the two transistors are in fact identical.

Now let us see what happens when TUT1 has a lower $U_{BE}$ and/or a higher $HFE$ than TUT2. During the positive edge of the triangular signal, the voltage at the collector of TUT1 will drop sooner and/or faster than that of TUT2. Comparator K1 will react to this in the same manner as before, in that the ‘+’ input will again be positive with respect to the ‘−’ input and its output will therefore be high. Since TUT1’s low collector voltage is also connected to the ‘−’ input of K2, that particular ‘−’ input will now be lower than the ‘+’ input connected to TUT2’s collector. This will cause the output of K2 to rise. Since the two comparator outputs are high, D1 will not light; D2, like D1, will be connected between two high levels and thus unable to light either, and now there is nothing to stop D3 from lighting. D3’s LED will therefore indicate that TUT1 is the ‘better man’ of the two transistors.

If TUT2 turns out to be ‘better’, this will of course cause its collector voltage to drop at a faster rate. As a result, both the voltage at the collector itself and that at the $R_2a/R_2b$ junction will be lower than the collector voltage of TUT1. This means that the ‘+’ inputs of the comparators will both become low.

**Parts List**

**Resistors:**
- $R_1, R_2, R_8, \ldots, R_{11} = 10 \, k\Omega$
- $R_3 = 33 \, k\Omega$
- $R_4 = 1 \, M\Omega$
- $R_5 = 100 \, k\Omega$
- $R_6, R_7 = 10 \, k\Omega, 1\%$
- $R_{12}, R_{13}, R_{14} = 680 \, \Omega$
- $P_1 = 1 \, k\Omega$ tandem potentiometers, linear

**Capacitors:**
- $C_1 = 100 \, n\mu F$
- $C_2, C_3 = 10 \, \mu F/16 \, V$

**Semiconductors:**
- $IC_1 = A_1 \ldots A_4 = TL084$
- $D_1 \ldots D_3 = LED$
- $D_4 = DUS$
with respect to the ‘-’ input, so that the two outputs will be low. This prevents D2 and D3 from lighting and this time it is D1 that lights to indicate that TUT2 is the ‘better’ choice.

The circuit diagram and the printed circuit board

Figure 2 shows the complete circuit diagram of the tester. All it consists of is a single IC, type TL 084, which contains four FET opamps. Schmitt trigger A1 and the integrator built up around A2 combine to form a simple triangular-wave generator. This provides the transistors under test with an input voltage. The other two opamps (A3 and A4) act as comparators and it is their outputs which control the LED indications, D1 ... D3.

A closer look at the conglomeration of resistors in the collector leads of the two TUTs will explain why we used a simplified version of the circuit to clarify the principle. The final circuit looks much more complicated, as a tandem pot (P1) has been added to preset the range within which the transistors may be considered to be identical. If P1 is turned left as far as it will go and the middle LED (D3) lights, the two TUTs will be identical within about 1%. The ‘matched pair’ criterion is relaxed to about 10% tolerance when the pot is turned fully clockwise.

The maximum possible accuracy is limited by the tolerance in R6 and R7, by the offset voltage of the TL 084 and by the tracking accuracy of P1a and P1b. In addition, the transistors under test will react to changes in their temperature, which is something to watch out for. If, for example, a transistor is held in the hand and then inserted in the tester, the results of the test will be affected, and so it is better to wait until it cools off again before jumping to conclusions.

The tester requires a symmetrical power supply. The level of the supply voltage is, of course, be designed in a number of ways. To start with, it could be constructed with discrete components only and there are many standard recipes which cater for this. The problem is, however, that a reasonable-size power supply requires quite a few discrete components, so that such circuits end up being highly complicated. Quite unnecessary, in the chip age.

A quick and inexpensive solution, provided the supply only has to deliver fairly low currents, is to use integrated voltage regulators. As soon as higher currents are involved, however, the price of integrated regulators also tends to go up ... which brings us back to square one.

That is why a compromise must be sought: a reasonable quality power supply without breaking the bank. This particular power supply is a step in the right direction. It combines a few cheap, integrated low-power regulators and several series transistor ‘heavies’. The ICs stabilise and control the voltage, without complicating matters, and the transistors provide the required number of amps.

Since the supply voltage of most circuits rarely exceeds 18 ... 20 V, the upper voltage threshold has been chosen at 20 V. If a higher voltage is required (to test amplifiers, for instance) two power supplies may be connected in series. We'll come back to how that is done later. Besides, a double power supply has considerable advantages, as more and more circuits nowadays need both a positive and a negative voltage. A double version is therefore to be recommended for experimental purposes.

One of this circuit's greatest attributes is that its lower voltage threshold is really and truly 0 V - a commodity which very few other circuits can boast. Because of the large voltage range, provision has been made for both coarse and fine adjustment of the output voltage. Any experimental power supply will, of course, have to be short-circuit proof and this is certainly the case here. However, no arrangement was made for a presettable current limitation, as this would only serve to complicate matters and, in any case, experience has shown that this ‘luxury item’ is hardly ever used.

The supply can deliver up to 2 A — plenty for most applications. Furthermore, the power supply features a very low ripple voltage due to the IC’s high

universal power supply

As regular readers will agree, ample space and attention has been devoted to power supplies on Elektor’s pages in recent years. They have become one of the designer cuisine’s specialities, so to speak. Our September '80 issue, for instance, featured the precision power unit, a very neat, accurate device that can also act as a reference voltage source. This time Elektor wishes to cater for more universal tastes and has therefore produced a less exclusive, but highly popular power unit: a cheap, straightforward, multipurpose experimental supply that can be adjusted between 0 and 20 V.

- output voltage: 0 ... 20 V coarse and fine adjustment
- output current: 2 A maximum
- short-circuit current: about 2.3 A
- ripple < 1 mV (at full-load)
'ripple rejection' (70 dB). It will not exceed 1 mV over the full range of output current and voltage.

The circuit diagram
As figure 1 shows, the power supply circuit really isn't that complicated. In all fairness, this is not the complete version. We have omitted the 'front-end', because the transformer(s) and bridge rectifier B1 and D1...D4 may be connected in various ways, according to the supply's purpose. This aspect will be dealt with further on in the article. The rectified and smoothed transformer voltages appear across C1 and C2. The higher of the two goes, via R1, to the heart of the circuit: IC1, a four-pin 78GU voltage controller in a 'power watt' case. Normally speaking, the common input of the IC should be grounded, giving a minimum output voltage of 5 V. As it would be nice to have the lower voltage threshold at 0 V, however, the common input is connected to a −5 V negative voltage in this circuit. This negative bias voltage is obtained from the second voltage regulator (IC2) and is adjusted with P3. The output of IC1 is buffered by two emitter followers (T1 and T2) that are connected in parallel to provide a maximum output current of 2 A. The output voltage can be coarsely adjusted with P1 between 0 and 20 V; P2 provides the fine adjustment. T3 and T4 ensure short-circuit protection. As soon as the output current exceeds 2 A, the voltage across R3 and

Figure 2. The transformer and bridge rectifier section when a double power supply is built up on two boards.
R4 reaches the point where T3 and T4 will start to conduct. This causes the power supply load to be directly connected to the output of IC1. IC1 would now like to deliver its maximum short-circuit current (about 1 A), but is prevented from doing so by R1. R1 usually only has to pass the base drive current to T1 and T2. When there is a short, the voltage across it drops to such an extent that the output current of IC1 is reduced to around 250 mA. In addition, the resistor prevents the thermal overload protection in IC1 from cutting in, as this would produce a square wave at the output.

Obviously, things could go wrong if the negative bias voltage collapses while the main positive supply is still present (immediately after switching off, for instance). For this reason, T5 is added: it shorts the output of IC1 if the negative supply fails.

C6 and C7 serve to ‘kill’ high frequency components and they also improve the transient response. That is why these capacitors are not mounted on the board but directly across the output terminals. D6 and D7 are protection diodes. D6 will bypass IC1, should any irregularity in the load cause current to pass in the wrong direction. D7 prevents IC1 from being blown up, if by chance the output of the power supply is connected to a voltage with the wrong polarity.

LED D5 has the ‘cushiest’ job of all the diodes: it merely acts as an on/off indicator.

Two versions
As we mentioned before, the transformers and bridge rectifiers have various possibilities, as the circuit can be built as either a single or a double power supply.

Double power supply: 2 x 0...20 V/2 A
If two individual presettable voltages are to be available, the ‘raw’ supply section will have to be constructed as shown in figure 2. Transformer Tr1 provides the main supply and a (small) transformer Tr2 provides the supply for IC2. Obviously, the double version will require two printed circuit boards, which are both constructed in the same manner and both include the Z-X link. The points marked with an accent (A’, etc.) belong to the second board.

Two separate supply voltages naturally allow for all sorts of combinations. This is illustrated in figure 3.

Single power supply 0...20 V/2 A
As figure 4 shows, a single power supply involves fewer components and less work. Only one transformer is now required (although it must have a double winding) and D1...D4 may be omitted. In this case the Z-X link needs to be made.

Connecting B1 in the manner drawn in figure 4 provides IC1 with a positive voltage and IC2 with a negative voltage. In spite of the fact that the voltages are not equally loaded, the supply transformer will be under a symmetrical load.

Construction and setting-up
Figure 5 shows the printed circuit board for the power supply. A number of components are not mounted on the board: the supply transformer(s), the power transistors T1 and T2, the two potentiometers and C6 and C7. T1 and T2 are mounted together on a heat sink with mica insulation. The heat sink must have 1.7°C/W thermal resistance, or less. These are available with pre-drilled holes (for 2 x TO3). The wiring from the transistors to the circuit
Figure 5. The printed circuit board and component overlay of the universal power supply.

Parts list

Semiconductors:
- IC1 = 78 GU
- IC2 = 79 GU
- T1, T2 = 2N3055
- T3, T4 = BD 139
- T5 = BC 517
- D1 ... D4, D6 = 1N4001
- D5 = LED
- D7 = 1N5401
- D8 = 1N4148

Resistors:
- R1 = 100 Ω/9 W
- R2 = 2 kΩ
- R3, R4 = 0.68 Ω/1 W
- R5 = 2 kΩ
- R6 = 2 kΩ/1 W
- R7 = 8 kΩ
- R8 = 100 kΩ

Capacitors:
- C1 = 4700 µF/40 V
- C2 = 100 µF/40 V
- C3 = 330 nF
- C4 = 10 µF/10 V
- C5, C6 = 100 nF
- C7 = 22 µF/35 V
- C8 = 10 nF

Miscellaneous:
- P1 = 10 kΩ, linear
- P2 = 1 kΩ, linear
- P3 = 5 kΩ preset
- P4 = 10 kΩ preset
- S1 = mains switch
- F1 = 2 A fuse, slow blow
- B1 = B40 C22000/3200 (40 V/2 A bridge rectifier)
- Tr1 = 2 x 20 V/2 x 3 A transformer (figure 2)
- Tr2 = 2 x 12 V/2 x 50 mA transformer (figure 2)
- Tr3 = 2 x 20 V/2 x 1.5 A transformer (figure 4)

board should be as short as possible and preferably of equal length. The base and collector connections to T1 and T2 all require their own leads to the board. IC1 must also be provided with a heat sink, albeit a very small one. Please note: the power supply case may not be connected to the circuit's '0', it should only be connected to mains 'earth'.

All that remains now is to calibrate the circuit. This can be done quite easily with a good quality multimeter. Let's deal with it step by step:

- Turn P3 and P4 to 0 Ω (fully anticlockwise).
- Switch on (mains switch S1) and set P1 and P2 to minimum resistance.
- Turn up P4 until 0 V is measured at the R7-P4-D8 junction.
- Now turn P3 until exactly 0 V is measured at the output of the power supply.
- P1 and P2 can now be used to adjust the output voltage between 0 and 20 V.
Do you play chess? Are you looking for an opponent who is always available... never gets impatient... plays a reasonably strong game... and even allows you to cheat a little, if you really want to? If so, it's time you met Intelekt!

So much for the advertising blurb. Actually, the chess computer described in this article does play a good game. It is designed around Intel's new 16-bit microprocessor, the 8088, which makes for reasonable speed and reasonable intelligence. Even at its 'stupidest' level of play (25 seconds per move) it will make a worthy opponent for many chess enthusiasts. At level three (out of eight), it thinks for five minutes or so per move — and provides what we considered a challenging game. Obviously, this evaluation is based on a large extent on our own chess skills. You can judge for yourself: some examples of actual games are included, with comments. If you feel that we played a stupid game, there are still five more intelligence levels to go; on the other hand, if the games look complicated, Intelekt would love to challenge you!
Chess computers are no longer a novelty. This is surprising, when you think of it: a few years ago, it seemed unlikely that even big commercial computers could be taught to play a reasonable game! Now, however, you can buy domestic versions for anywhere between £20 and £50. By and large, the ‘good’ machines cost anything from £200 up; unfortunately, however, ‘intelligence’ is not always proportionate to price.

To really determine the best value for money, you would have to play several games against all the available chess computers. We have yet to find somebody who has done this! As ‘second-best evaluation’, you can either play the machines against each other (with the role that both play the moves without realising it) or else try them out on chess problems. The latter course, in particular, seems very popular for ‘comparative reviews’ in magazines.

In our opinion, this is a very second-rate approach: the fun and challenge in chess is not in solving ‘mate in three’ (when ‘mate in four’ is easy); the idea is to manoeuvre your opponent into a position where you can ‘mate’ him! In other words, the fun is in playing the game - not in ending it.

What is all this leading up to? Quite simple: if you want to know how ‘good’ Intelekt is in comparison with other chess computers... we don’t know! (Hurry!) But we get the impression that it’s pretty good. We tried it out on chess problems that have been used in reviews. Where there was one obvious ‘correct’ move, Intelekt found it - often even at level 1. Where there was an obvious move that led to mate in four or five and an unexpected one that gave mate in three, it invariably selected the ‘obvious’ move. However, we played games against a few commercial machines that scored highly in reviews, and found them rather unexciting; we played against Intelekt and it was good fun.

To sum up its strong points in a few nutshell:

- it is easy to set up any position (even halfway through a game);
- illegal moves are not accepted;
- it knows all the rules of the game; castling, for instance, is obviously taken into account as a ‘possible move’;
- it can play either black or white (or even both sides);
- it knows the value of sacrificing a piece to gain positional advantage: not only will it ignore this kind of ‘sacrifice’, it will even propose them where this seems worth trying;
- it plays a good game. This, in our opinion, is what counts.

Who or what is Intelekt? He (or it) is an electronic circuit containing a microprocessor and a chess program (in ROM), with an input/output that must be connected to a ‘terminal’ - the ‘Elektterminal’ (Elektor, November/December 1978), for instance. You make your moves by entering them on the keyboard of the terminal; Intelekt answers by displaying the board, his moves and comments (in) on a TV screen, via the same terminal. In other words, Intelekt is a brain; to speak to him and receive his replies you also need a ‘terminal’.

In this article, we will give a brief description of the ‘hardware’ that is involved (circuit and printed circuit board) but no indication of the ‘software’ (the actual program). Instead, we will attempt to give as clear an impression as possible of his chess skills. After all, that is what counts!

**The Hardware**

The complete circuit is shown in figure 1. It is not our intention to discuss it in minute detail, but we will attempt to paint a sufficiently clear overall picture.

To start with the ‘16-bit brain’ (the 8088): this microprocessor can run in either ‘minimum’ or ‘maximum’ mode, depending on the logic level at pin 33. As the words indicate, maximum mode is intended for large systems and minimum mode for little ones. Intelekt belongs in the latter category. As explained in the supplement on 16-bit microprocessors, the 8088 produces the bus control signals itself when it is set to minimum mode; in maximum mode, a further IC would be needed to control the (more extensive) bus.

Inside the CPU itself, data is handled as 16-bit ‘words’. However, the data bus that connects it to the outside world is only 8 bits wide. This means that each 16-bit word must be cut into two 8-bit bytes before it can be put on the data bus. For obvious reasons, these two chunks of data are transmitted one after the other - not simultaneously ...

In other words, they are ‘time multiplexed’.

In actual fact, things are even more complicated. When Intel introduced the 8085 (a ‘normal’ 8-bit microprocessor), they used a single set of pins for a multiplexed address/data bus. Now, in the 8088, they’ve used the same system: the lowest eight address bits also appear on what we have so far called the data bus. This saves pins, making for a smaller and cheaper IC package, and the information is still available at the exact moment that it is needed. For the address bits, obviously (the ALE pin indicates that a valid address is being output); then the data, in two 8-bit chunks.

Having saved seven pins (the eight multiplexed pins are saved, but ALE must be added), any normal designer immediately starts wondering what he can do with them. Apparently, Intel designers are no different. On the 8085, they used the pins for interrupt signalling; now, in the 8088 we find the address range has been extended to 1 Mbyte (one million bytes of memory)! If the special Intel memory ICs are used, seven tracks can also be saved on the printed circuit board. However, we decided against this; instead, the data and address buses are separated by means of an octal latch (IC3), so that the address information is always available and normal memory ICs can be used.

If all this seems complicated, take a look at photo 1. This shows a group of signals, as they would appear on a ‘normal’ oscilloscope (not ‘cleaned up’ by a logic analyser). The upper line is the clock, ticking over at 5 MHz (1); all further timing is derived from this. At point O, the processor has transmitted the new address information. One of the address/data outputs (ADO) is shown as the second trace. This is followed immediately by the ALE pin (third trace) going high, indicating that a valid address is now present at the output of the CPU. The corresponding output from the address latch (IC3) is shown as the fourth line from the top; as can be seen, each time ALE goes high this output assumes the same level as that on the ADO line, and holds it until the next ALE pulse appears.

If the processor now intends to ‘read’ data, it sets pin 32 (RD) to a low logic level as can be seen in the fifth trace on the photo. When the data is to be read from EPROM, the correct chip has already been selected by the preceding address cycle. The RD line is connected to the OE pin (output enable) of both EPROMs, so the selected memory chip will now put the desired data on the bus (at O on the second trace). The processor ‘reads’ this data and immediately returns the RD pin to a high logic level. It can now put the next address on the bus, after which the whole cycle is repeated.

When reading from RAM, the basic principle is the same. However, this type of memory usually has an ‘output enable’ pin, so the read (or write) signal is included in the ‘chip select’ logic (CS).

Writing into RAM is similar to reading. As before, the first step is to select the address. Then, immediately after the negative-going edge of the ALE
Figure 1. The complete circuit of Intelekt. The terminal is connected as shown at the lower right-hand corner in the circuit. Note that an interrupt key is included, although this is not required for operating the chess computer.
pulse, the processor puts the data onto the AD lines (©). It then sets WR at logic 0 (the sixth trace on the photo) to indicate that the data is valid. This 'write' signal is combined with the address information; the correct address is selected and the data is stored in RAM. The data on the bus remains valid for the complete duration of the write pulse.

So far, so good - but how is the RAM to know whether it is to transmit or receive data? This is where the DT/R signal comes in ('data transmit/receive'; the lower trace in the photo). As the address information goes out, this pin is set to logic 1 for a write cycle, or to logic 0 for read. It is passed through an inverter to drive the WE (write enable) inputs to the RAMs.

One address in a million

Although the 8088 can handle over one million addresses, Intelekt only needs a good 16,000. Obviously, things would tend to get confusing if several 'chips' started to 'talk' at once. At any given moment, the CPU should only be in contact with one memory IC, and this is where the address decoder (IC2) comes in. This IC monitors three of the address lines (A11...A13) and converts them into eight chip-select signals. Depending on the address range indicated, one of these chip-select signals goes to logic 0 and the corresponding memory IC can communicate with the CPU via the data bus. If the processor wants to talk to an input/output IC, it sets the 10/M line to logic 1, deactivating the address decoder.

The address decoder has open-collector outputs. This simplifies matters if several outputs are to be combined - for instance when using larger EPROMs in some future updated version. Each output defines a 2 k address block, so two of these blocks would have to be combined (by connecting the two corresponding pins of the address decoder together) if a 4 k EPROM, type 2732, is to be used.

Although the RAM chip used (the 2114) is only a 1 K type, there is no reason why it should not be allocated its own 2 K block of addresses. (Note that the two 2114s each take care of four data bits; together, they form the 1 K x 8 memory.) As shown in figure 2, the RAM is located at the lowest memory addresses - from 00000 to 003FF. Since it is enabled during the complete 2 K block, a duplicate RAM area appears from 00400 to 007FF. In other words, two different addresses define each RAM memory cell.

The input/output (I/O) chips IC8 and IC9 don't need an address decoder. All I/O write instructions enable IC8, via the combined 10/M and WR signals; similarly, all I/O read operations refer to IC9.

Allocating the addresses

One might assume that EPROM and M's at the rate of one or two in each sentence, it is perhaps a good idea to digress briefly and explain what they signify. Using a single address line, you could distinguish four memory addresses. With two lines, you get an 'address range' of four addresses; three lines define eight addresses, and so on. By the time you get up to ten lines, you find that you can distinguish between 1024 addresses. This is referred to as a '1 K block'. Since it is slightly more than one thousand, we use a capital K. It's rather like the difference between Imperial and US gallons: they're both gallons, but one is slightly more than the other. Similarly, the 1 Mbyte address range of the 8088 is slightly more than one million addresses: 20 address lines define 1,048,576 addresses.

Back to our 'problem': how can 16 K be equal to 1 M? Fourteen address lines define a 16 K block; of these lines, the highest three (A11...A13) go to the address decoder. All higher address lines are simply ignored! This means that the address decoder can't see any difference between addresses 0000, 00000, 000000 and so on. This can be seen in table 1, where the actual bits on the various address lines are shown for these addresses. Reading from left to right, these bits are used as follows:

- A19...A14 are ignored. They can have any value, without making any difference to the actual memory location that is selected.
- A13...A11 go to the address decoder. They define eight 2 K blocks; the highest two enable the EPROMs, and the lowest 2 K block is for the RAM.
- A10...A0 define the 2048 addresses in each 2 K block. In the lowest (RAM) block, A10 is also ignored; this means that the same RAM is addressed in both the first and second 1 K block (these are referred to as 'RAM' and 'RAM duplicate', respectively).

The answer to the 'problem' should now be clear: the basic 16 K address range is simply duplicated 64 times in the total 1 M byte range, as shown in figure 2. After reset, the processor looks at address FFFF0. The address decoder looks at lines A11 to A13, finds them all at logic 1, and enables the first EPROM. Exactly the same result would be obtained if the processor tried to address 'location O3FF0'.

Interface

Communication with the outside world runs over a simple RS-232 interface (T1 and T2). The 'receiver' is a single transistor that converts the input signal levels to TTL logic levels:

- 12... -5 V = logic 1 → +5 V;
- +5... +12 V = logic 0 → 0 V.

Diode D5 protects the transistor when the input signal swings negative. The 'transmitter' end is also a single transistor. This one operates as a voltage-to-current converter, which
Figure 3. The printed circuit board. Particular care should be taken with the wire links: 43 are required, at least. If the interrupt key is omitted, a further wire link is required to connect what would otherwise have been the centre contact pins, as shown. The same applies for the reset key, if this is mounted off the board or replaced by a type that does not contain this internal connection. Where several wire link options are possible, for other memory ICs, only the correct link is shown.

Parts list

Resistors:
R1, R19 = 10 k
R2, R3, R4 = 1 k
R5 = 220 Ω
R6, R7, R9 = 1 kΩ
R8 = 47 kΩ
R10 = 4 kΩ
R11 ... R18 = 8 x 4 kΩ (or 16-pin)

Capacitors:
C1, C3 = 1 µ/16 V Tantalum
C2, C6, C8 = 10 µ/16 V Tantalum
C4 = 10 p
C5, C7, C9, C10 = 100 n

Semiconductors:
D1 = LED
D2 = LED (red)
D3 ... D5 = 1N4148
D6 = 1N4001 or surge diode (TVS 505, for instance)
T1 = BC557B
T2 = BC547B
IC1 = 7408
IC2 = 74LS156
IC3, IC8 = 74LS373
IC4, IC5 = 2716 EPROM 450 ns
IC6, IC7 = 2114 RAM 450 ns
IC9 = 74LS244
IC10 = 8284
IC11 = 74LS14
IC12 = 74LS00

Miscellaneous:
S1 = digitast switch or wire link (see text)
S2 = digitast switch
S3 ... S9, S10 = 14 or 16-pin DIP switch (for wire links, see text)
X1 = 15 MHz crystal small size HC-18/U
automatically makes it short-circuit proof. LED D2 is used to set the base voltage — it will barely light, since the current through it is only 2 mA. To meet the RS-232 standard, a negative output voltage is also required. Since Intelet only uses a positive supply, a little trick is used. The input signal, coming from the terminal, printer or whatever, swings between positive and negative levels. This signal is rectified (by D3, D4 and C2) to provide the negative 'supply' for the output.

A second output from IC8 drives LED D1. This LED flashes on and off when the chess program is running. Regular and fairly rapid flashes indicate that he is waiting for you to enter data; slower flashes (corresponding to the depth of the 'search') will appear when he is thinking.

Of the eight inputs to IC9, one is used for the RS-232 input. The others can be connected to a DIP switch; this is a unit that contains seven or eight miniature switches, and can be plugged into a normal IC socket. Note that, if an eight-switch version is used, the lower switch should not be closed — otherwise it would short the RS-232 input ground. Three of these switches set the baud rate, as listed in Table 2. Obviously, for a fixed baud rate (=transmission speed to and from the terminal) wire links can be used instead of the switches.

**Construction**

The printed circuit board is shown in figure 3. To keep the cost down to a reasonable level, it was decided to use a single-sided board. This does lead to a larger number of wire links. There are 43 in all, and it's worth counting them before switching on for the first time!

The possibility of future extensions was also considered, and some points were brought out even though Intelet doesn't use them. However, this does not mean that the board can be used as the basis for an extensive system: the bus is not buffered, and the addresses are not fully decoded. The only possible extensions we have in mind are the use of other EPROMs (or ROMs) with a 4 K range, and extension of the RAM area by substituting a 4118, say, for one of the EPROMs. In general, the flexibility that the board offers is only intended to facilitate its use in other small-system applications.

The main wire links to watch in this connection are:

- those at each EPROM socket: they determine whether a 2716, 2732 or 4118 can be used — for Intelet, the '2716' link is used.
- the chip enable (CE) inputs to the EPROMs and RAM are connected to the address decoder as required; for Intelet, EPROM 1 is driven from output 7, EPROM 2 from output 6 and RAM from output 0.
- the DIP switch (or wire links) set the baud rate; it is set according to Table 2.

Two digitized switches are also mounted on the board. Note that, on this type of switch, the centre contact is brought out onto two pins. This fact is used on the board to connect 'supply common' to a whole section of board. If other types of switches are used, or if the switches are mounted off-board, two further wire links will be required at this point!

**Communicating with Intelet**

As explained earlier, Intelet is controlled via the keyboard of a terminal and he 'talks back' by means of the associated display (TV screen or printer). To get some idea of how this works in practice, assume that Intelet is connected to the Elektterminal.

After switching on, first operate the Reset key on the chess computer itself — note that this is the only command that is not entered via the Elektterminal keyboard. Intelet will respond by displaying the following message:

```
TINY CHESS VI.O
LEVEL IS 1 CHANGE TO...
```

You can now enter a '1', followed by Carriage Return — the 'why' of this will be explained later on. The chess board will now appear on the screen, in the initial position as shown in figure 4. The single letters (R, N, B, ...) stand for the white pieces; the letter pairs (RR, NN, etc) are black pieces and the dots (:::) are empty white squares on the board. Intelet then asks for your first move:

```
01W:
```

To enter your move, key in:

- the square containing the piece that is to be moved;
- a space;
- the square to which the piece is to be moved;
- Carriage Return.

Intelet will now check whether or not you have entered a legal move (if not, he will request a new entry) and then proceed to calculate his response. Initially he will invariably find a response in his 'book of standard openings' and reply immediately. Later on, when he has to start thinking out his moves, the response time can vary from 26 seconds (lowest level of skill) up to several hours (highest level). Having worked out his move, Intelet will print it on the screen, and immediately display the new position on the board. The result so far could look like this (bold type: your moves):

```
TINY CHESS VI.O
LEVEL IS 1 CHANGE TO 1
```

(initial board situation)
Reset: This resets the board and program for a new game.

Special moves
Entering 'normal' moves was explained above. For those who are not so familiar with the numbering of the squares (A to H left to right, and 1 to 8 from bottom to top), each board print-out includes these letters and numbers. There are also a few special moves: castling, en passant taking of a pawn, check and checkmate. All of these possibilities are known to Intelet and are dealt with as follows:

Castling: only enter the move for the king. Intelet will interpret this correctly, check whether or not it is permissible and then move both king and rook accordingly.

En passant: this move is not as well known as it ought to be. To put it in a nutshell: when a pawn is initially moved two squares, passing a square that is attacked by a pawn, it can be taken at the next move by that pawn. As an example, assume that Black has a pawn on b4. If white moves a pawn on a4, Black can take it immediately by moving b4-a3. To execute this move, you would simply enter 'b4-a3'; Intelet will know what it means.

Check: Intelet will print a warning when it places you in Check (or Checkmate); it then rejects any move that doesn't remove your king from check. stalemate is also recognised.

Pawn promotion: It is presumed that when you promote a pawn, you want a queen; and Intelet calculates its moves on this basis (a minor 'blind spot'). If you want anything else, this can be obtained via the 'change board' mode.

A few games
Three complete games are given in tables 3 ... 5. In the first, fairly straightforward game, Intelet played black; in the second, he played white. In the third game, Intelet again played black; furthermore, in this game white made a deliberate effort to 'draw' out the machine as far as possible before striking back — too late, as things turned out.

Obviously, it would take up too much space to examine each game in great detail. However, if you are interested in playing out each game according to the moves listed in the corresponding table, we will attempt to pick out the interesting highlights.

Game 1
The first two moves were according to his opening 'book'. Black's response was immediate. White's third move (g2-g3) put a stop to this; from now on, Intelet must start thinking for himself.

After some manoeuvring and minor skirmishes, White's move 13, f2-f4 was a deliberate attempt to make things complicated. If, on the next move, White takes one of Black's pawns (f4xe5 or f4xg5) the rook on f1 would attack Black's queen and things would start to happen... Black can't take the pawn by playing e5xf4, and g5xf4 opens a lot of interesting possibilities.

In fact, things developed nicely. Then, at the 17th move, White was faced with the choice: Nc5-d4 or attempt to break up Black's central pawn formation? He chose the latter option, but it didn't quite work out as planned... Not yet, anyway.

Moves 20 and following may seem rather strange at first sight. 20 Ra1-d1 is safe enough; Black can't play Bh5xd1, since this would be followed by Qf2xh7 mate! To remove this threat, Black tried f7-f5. This led to the loss of a pawn, and White even got the opportunity to continue the
'mopping up' action in the centre (moves 26 and following). During a
momentary lull in the battle, Black decided it would like to take a pawn (22...
\[ Bxd1 \times b3 \]), leaving White with so many options that he didn't know which to choose! \[ Nd5-c7f \], followed by \[ Qh8xg8 \],
might well win a rook. On the other hand, \[ Qh8xg8f \] seems quite promising already. Or \[ Qh8xh7f? \] Or \[ Rf1-b1f? \] Or \[ e4-e5f? \] The game had already lasted three hours, so White decided to pick one alternative at random...

\[ Nd5-b6f \] was a mistake, pure and simple. The idea was to pin things in
that corner (\[ Qd8xh6 \] was to be followed by \[ Rf1-f6 \], and if Black tried to save this
rook, White could follow up with \[ Rf1-d1f \], but White forgot that \[ Qb6f

gives check! Amazingly, Intelekt offered this option one move later — apparently
assuming that \[ Bc4-e6 \f \] would be a sufficient answer. It wasn't, as moves
35 ... 37 show.

What followed was just a fairly brutal end-game, punctuated by various
comments from Intelekt.

**Game 2**

By coincidence, this game (with Intelekt playing White) developed along the
same initial lines as the previous one. As before, Black's third move \( (g7-g6) \)
put an end to Intelekt's use of his 'opening book'. From here on, the game progressed in a fairly conventional manner, until things started to happen around the tenth move. After the dust had cleared (at the fourteenth move), Black was two pawns up and had a considerable positional advantage.

As things seemed to be developing in
Black's favour, White obviously decided that it would be wise to exchange
queens (moves 18 and 19). There didn't seem to be much point in avoiding this
exchange... From here on, things again developed slowly but surely. For
the fun of it, Black tried a little trap at move 31 \( (e5-e4f) \); 32 \[ Kd3xe4 \] would have been followed by \[ Nd4-d2f \],
winning a rook. As expected, White saw this trap and avoided it.

Some further manoeuvring (up to and
including move 39) led to a position
where most of the remaining pieces were tied up in one corner, leaving the
game essentially as a standard two-pawn-against-one-pawn end-game.

Surprisingly, White gave the impression that it was going to chase away Black's
rook with its king, so Black decided to simply promote the pawn without
taking further precautions (move 43). However, the White king came back —
pressing the hanging pawn. By move 49 the end result was clear (even to Intelekt);
in sheer desperation he tried sacrificing his bishop. To no avail.

If you think it looks easy to 'beat the monster', the following may prove
interesting. At move 19 in this game, the situation was as shown in figure 5.
At this point, Black seriously considered playing \( 19 ... Qa5-c3f \). For various

<table>
<thead>
<tr>
<th>Table 4.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. e2-e4 ( e7-e5f )</td>
</tr>
<tr>
<td>2. d2-c4 ( c7-c5f )</td>
</tr>
<tr>
<td>3. d2-d3 ( g7-g6 )</td>
</tr>
<tr>
<td>4. h2-h3 ( f8-g7f )</td>
</tr>
<tr>
<td>5. h3-h4 ( Ng8-f6 )</td>
</tr>
<tr>
<td>6. g2-g3 ( d7-d6 )</td>
</tr>
<tr>
<td>7. Qd1-a4f ( Nb8-e6 )</td>
</tr>
<tr>
<td>8. Qd1-c2 ( Qa1xh2f )</td>
</tr>
<tr>
<td>9. h4-h5 ( Qc1xg8 )</td>
</tr>
<tr>
<td>10. h5-h6 ( Bg7xh6 )</td>
</tr>
<tr>
<td>11. Bg5xh6 ( Qb6xg2 )</td>
</tr>
<tr>
<td>12. Bh6x8 ( Qb2xh6 )</td>
</tr>
<tr>
<td>13. Bf4xg6 ( Qa1xh2f )</td>
</tr>
<tr>
<td>14. Qd1-c1 ( Qb1xh2f )</td>
</tr>
<tr>
<td>15. Nf1-f3 ( Nf6-g4 )</td>
</tr>
<tr>
<td>16. Ng3-d2 ( f7-f5 )</td>
</tr>
<tr>
<td>17. Be6x5f ( 5x4xf )</td>
</tr>
<tr>
<td>18. Qd1-b1f ( Qa2xg5 )</td>
</tr>
<tr>
<td>19. Qb1-b6 ( e4xg3 )</td>
</tr>
<tr>
<td>20. Qb5xg5 ( Nc6xg5f )</td>
</tr>
</tbody>
</table>

"I knew that!"

\[ Bf1xd3 \] \( Bc8-e6 \)
\[ Bc6-b4 \] \( Na5-c6f \)
\[ Bb4-e5 \] \( Bd8-c6 \)
\[ Na2-d3 \] \( Nc6-a5 \)
\[ Bc5xh5 \] \( Nf4xh5 \)
\[ Ne5-g5 \] \( Nb7-c5 \)
\[ Ne5-d5 \] \( Qh7-g6 \)
\[ Rh1-f1 \] \( e5xg4 \)
\[ Kd3-c4 \] \( e4x3f \)
\[ f2x3e3 \] \( Ng4xe3 \)
\[ Rf1-f3 \] \( c8e8 \)
\[ Ne3-c5 \] \( Re8-f7 \)
\[ Nd7-c5 \] \( Re7-d7f \)
\[ Kd4-e4 \] \( Nc4xh1f \)
\[ Ke4xh2 \] \( Nc2xh2f \)
\[ Kc3xh3 \] \( Rd7-b7 \)
\[ g3-g4 \] \( Kg8-f7 \)
\[ g4xh5 \] \( g6xh5 \)
\[ Kf3-f4 \] \( Kh7-g6f \)
\[ Kf4-e5 \] \( Kh8-f6 \)
\[ Kf5-f4 \] \( Kg6-f5 \)
\[ Kg3-g2 \] \( Kg5-g4 \)
\[ Kg3-g2 \] \( Kg4-f4 \)
\[ Kbh1-f1 \] \( Kg4-f3 \)
\[ Ba7xh6 \] \( Bb7xh6 \)
\[ Nb5-c3 \] \( Rb6-e6 \)

"I give up!"

Mistakes are not permitted. This is illustrated by the following alternative play from move 19:

19. Qb1-b5 \( Qa5-c3f? \)
20. d3xe4 \( Qc3-c1f \)
21. Ke1-e2 \( Ne6-d4f? \)
22. Bc5xh4 \( Bc6x4 \)
23. Qb5-e8f? \( Kf8-g7 \)
24. Qb5-e8f \( Kg8-f6 \)
25. Qa7xh7f \( Kg8-f6 \)
26. Qh7-f5f \( Kf8-g7f \)
27. Qd8xd4 \( Be8-f5 \)
28. Qxb4xh4 \( Re8-e4f? \)
29. Qd2-c3 \( Qa5-c4f \)
30. Nd2-b3 \( Re8-c6 \)
31. Rh1-h7f \( Kf7-g8 \)
32. Qd4-g7f \( Mate.\]

"I knew that!"

**Figure 5.** In the second game, this position was reached after White's 19th move. An alternative play was tried from this point.

**Figure 6.**... reasons (mainly that it didn't 'feel' right), he chose the alternative given earlier \( (e4xg3f) \). However, since it is very easy to set up any position when playing against Intelekt, the second-best choice was also tried later on. The results are shown in the continuation of table 4.

The key move was \( 25 Qb5-e8f \), leading to mate in four moves — or so it seems.

However, when it came to move 25 he played \( Qe7xh7f \) instead of \( Rh1xh7f \) followed by mate \( (... Qc1xg4, 26 Nc2xg4, Ng4-f6, Qe7-g7 mate) \).

Prolonging the agony? Or was this 'beyond his horizon'? Or did he see greater danger in \( ... d4-d3f \), which opens new possibilities for harassment by Black? However this may be, Black now has a small reprieve; he even gets chance to set a small trap \( 29 ... Qd3-f1f \). It seemed conceivable that White might play \( Qd4-c3, \) which could be followed by \( Ng4xf2 \), winning a rook. However, no such luck. Even though it took some time, Intelekt succeeded in ending the game. To be quite honest: his end-game could do with some improvement! He gets there in the long run, but it could often be a lot shorter...

**Game 3**

This game proved quite interesting. Intelekt played Black, and White deliberately attempted to 'draw him out'. As it proved, giving Intelekt an advantage is fatal — even at level 3f! The surprises started at move 7: \( Nd4-f3f! \) Suicide? Not at all, as the continuation proves. To compound the misery, White's thirteenth move was an out-and-out mistake, and Black's response was immediate. Things start to get hectic at this point, culminating in Black's clincher at the twentieth move: \( Bh4-h2 \). He didn't take the rock — he was after greater glory. Greeting White's only response \( (Rg1xg2f) \) with the comment 'Dumy!' was adding insult to injury. White now decided to get...
vicious, but it didn’t help.
What follows is relatively uninspired.
White tried a little trap at moves 42 and 43: the idea was to follow up with
44 Bg5-e3, winning the pawn on h5. It didn’t work. By the fifteenth move,
White didn’t feel like doing any hard
thinking. 51 c6-c7 might have been better than Kd6-e7; and 52 Ke7-d7
might be better than Ke7-d8. However:
the result seems a foregone conclusion,
no matter what. Moves 57... 60 offer
a clear opportunity for a draw, on
the basis of repeated moves; however,
White would like to see how Intelekt
wins this game. It’s a disappointment.
Even with one rook up, he can’t work
out a clear strategy. After move 73,
White had had enough – and switched
to autodraw. After move 79 it seemed
a good idea to go to bed, and have a look
in the morning to see what had
developed. Nothing! He was still playing ring
around the roses. So I pulled the plug.

The moral of the story: Intelekt plays
a good game, but he doesn’t always know
how to win in an endgame. This
is a fairly common failing with chess
computers. Fortunately, it doesn’t
detach much from their charm: the fun is
in fighting the game until there is
a clear win for one of the two sides. At
that point, it would be normal to give
up. Playing on against a human oppo-
tent would lead to a fairly quick
death, so you don’t do it; playing on
against Intelekt may lead to an endless
game, so you don’t do that either.

In conclusion
In earlier articles (‘How I beat the
monster’ and ‘Computers and Chess’,
Elektor January 1979), we examined
the operating principles and common
failings of chess-playing computers.
Basically, Intelekt uses the brute force
of a fast 16-bit microprocessor to over-
come the shortcomings of a straight-
forward ‘mini-max’ procedure. Sur-
prisingly enough, this approach works!
For most ‘average’ human chess players,
he presents a good challenge at reason-
ably short response times. In fact, for
most of us poor mortals it is fortunate
that his ‘creator’ didn’t add sophisti-
cated short-cuts in the program. It
would be just too humiliating to be
wiped up by a handful of electronics
that only took a few seconds to work
out a move!
However, there is room for improve-
ment. We have already discussed the
possibilities of improving the endgame
and including a survey of pawn prom-
otion to other pieces than a queen.
Both would involve additional memory
and slower response – as things stand at
present. But Intelekt’s skills are
stored in EPROM – and this can be
exchanged, at a later date, for a more
sophisticated program! Who knows?
Intelekt is intended as a chess opponent.
He doesn’t like solving chess problems
on his own. So what? Playing chess is
fun, but getting someone (or something) else to solve chess problems for you is
as pointless as looking for a Scrabble
opponent who will solve crossword
puzzles. We got to like Intelekt – he
has a charm of his own. If you like
chess, you should make his acquaintance.

Table 5

| 1. e2-e4 | c7-c5 |
| 2. g2-g3 | e7-e5 |
| 3. Bf1-g2 | d7-d6 |
| 4. b2-b3 | Nh2-b3 |
| 5. Bf1-b5 | Nc6-d4 |
| 6. Ng1-e2 | Bc8-g4 |
| 7. Nh6-c3 | Nf4-d3† |
| 8. Bg5xf6 | Bxf6xf |
| 9. Rf1-f1 | Nb8-f6 |
| 10. d2-d3 | h7-h5 |
| 11. h2-h4 | Qd8-a5 |
| 12. Qd1-d2 | g7-g6 |
| 13. O-O-O | Bf6-h5! |
| 14. Ne2-f4 | e5xf4 |
| 15. Nc3-e2 | f4xg3 |
| 16. Ne2-f4 | Qa5xf2† |
| 17. Rfd1xd2 | "I knew that..."

... 33... g3-g2 |
18. Rf1-g1 | Bb8xh4 |
19. Bb2x6f6 | O-O |
20. Bf6-g5 | Bf4-h2! |
21. Rglxg2 | "Dummy!"

87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 |
86 | 85 | 84 | 83 | 82 | 81 | 80 | 79 |
78 | 77 | 76 | 75 | 74 | 73 | 72 | 71 |
70 | 69 | 68 | 67 | 66 | 65 | 64 | 63 |
62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 |
54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 |
46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 |
38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 |
30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 |
22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 |
14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 |
6 | 5 | 4 | 3 | 2 | 1 | 0 | 1 |

Table 5. The computer plays black, and white tries a deliberately ‘passive’ game to provoke
Intelekt into attacking. This proved fatal...
16-bit microprocessors

"16 bits, and what do you get?
Another day older, and deeper in debt!"

It seems only a few years ago that we were getting used to the idea of a complete computer on a single chip. At the time, only very simple 'computers' were involved: microprocessors made sophisticated systems controllers, but they were vastly inferior to 'true' minicomputers.

Now, things are changing. Rapidly. The new generation of 16-bit 'micro'processor systems can equal or even better the performance of present-day 'minis'. This means that a fully-fledged personal computer is now within reach of any enthusiast. The only question is: which system do you choose?

This article is intended as a brief survey of the field. As was apparent in the past, and will become even more apparent in future articles, our personal conclusion is: you can make almost any processor do almost any job. So you just pick the one that happens to come to hand, or that appeals to you most for personal reasons.
From valve to transistor... From transistor to (TTL) IC... From TTL IC to CMOS... From CMOS to microprocessor... And now: 16-bit processors!

All this in the space of some thirty years. No wonder a lot of electronic enthusiasts have lost track of developments! However, they are still interested: we often get letters with comments like 'I wish I understood what it's all about!'. In this article, we will attempt the impossible: to give a general impression of what these super-microprocessors are, and at the same time compare their capabilities in greater depth for the benefit of microprocessor enthusiasts.

What is a 16-bit microprocessor?

Funnily enough, it is not at all easy to decide whether a particular type belongs in this category or not—for reasons that will be explained. However, we can make some general assumptions that broadly define the group.

A 16-bit digital 'word' defines more than 64,000 numbers—from −32,000 to +32,000, for instance. This is considerably more precise than the 256 numbers defined by the older 8-bit microprocessors ('μPs'). Given this large numerical range, it becomes worthwhile to make the processor do sums. The new 16-bit μPs can not only add and subtract (as the 8-bitters could); they can also be instructed to multiply and divide.

Broadly speaking, any computer system can be subdivided into a few distinct sections: inputs and outputs (keyboard, display, control lines etc.); memory (containing both the program that must be run and the data involved); and the 'central processing unit'. This 'CPU' moves data to and fro as required and performs the necessary operations (add, subtract, multiply, divide, AND, OR, EXOR, etc.) as well as ensuring that all these data movements and operations are carried out in the correct sequence, as specified by the program. Quite a job, you would think; but in fact these 16-bit microprocessor chips do all this and, very often, more. Any comparison of 16-bit processors must therefore take several things into account:

- what 'operations' can they do (arithmetic, logic, etc.)?
- how large a memory can they handle comfortably, and what possibilities do they offer for moving data to and from this memory?
- what options do they offer to the programmer (jumps, loops, subroutines, etc.)?

A further general point regarding computer systems is that they tend to grow. As more and more memory and 'peripheral' (input/output) devices are added, some further points become important when comparing microprocessors:

- how easily can they cater for external devices that want to break into the program ('interrupt' it) at awkward moments?
- how willingly can they cooperate with other microprocessors, sharing the same resources (memory, peripheral devices, etc.)? Baring in mind that these 'resources' often constitute the bulk of the cost in a computer system, using several processors in one system ('multi-processor operation') often makes very good sense!
- how fast are they? As systems grow, programs may well become more complicated. Doing a complete division in 40 microseconds may seem fast, but when you have a program that requires umpteen thousand calculations and data movements, time does tend to run out... Think of the chess computers that may take several hours to work out one complicated move!

Back now to the question: what is a 16-bit microprocessor? As a first generalisation, it seems 'logical' to say: any processor that provides the main features outlined above and works with 16-bit data. But there's the rub. Several processors work with 16-bit data inside the processor chip itself, but only move data in 8-bit 'bytes'—two consecutive bytes are required for one 16-bit word. Is this still a 16-bit processor? We are inclined to say: yes, in a sort of a way. After all, it does the same job—even if it takes twice as long to move the data around. But in that case, do you also include processors that work with 32-bit data inside the CPU and move data in 16-bit chunks? Or are they 32-bitters? The Motorola MC 68000, for instance, was defined by somebody as a '32-bit microprocessor, masquerading as a 16-bit CPU'. For the purposes of this article, we have simply drawn up a list of processors that 'seem to belong in the category', at first sight. This gives us the eleven main types listed in Table 1. For various reasons (price, intended application) this list was 'pruned', leaving us with the short list given in Table 2: the μPs that are of primary interest to (amateur) enthusiasts. Variations on these five main types are listed in Table 3, together with some comparative information.

### First Impressions

There are two distinct tendencies in 16-bit design: on the one hand, upgrading from 8-bit processors; on the other, 'downgrading' from minicomputers. To some extent, both of these tendencies can influence the design of the same microprocessor. Motorola and Zilog, for instance, have both based their instruction set on an analysis of 'most frequently used instructions'. Depending on how the balance is struck between these two...

#### Table 1

<table>
<thead>
<tr>
<th>16-bit microprocessors, main types</th>
<th>type</th>
<th>originator</th>
</tr>
</thead>
<tbody>
<tr>
<td>MN 801</td>
<td>Data General</td>
<td></td>
</tr>
<tr>
<td>9440</td>
<td>Fairchild</td>
<td></td>
</tr>
<tr>
<td>F100L</td>
<td>Ferranti</td>
<td></td>
</tr>
<tr>
<td>CP 1600</td>
<td>General Instruments</td>
<td></td>
</tr>
<tr>
<td>8086</td>
<td>Intel</td>
<td></td>
</tr>
<tr>
<td>MC 88000</td>
<td>Motorola</td>
<td></td>
</tr>
<tr>
<td>NS 18032</td>
<td>National Semiconductor</td>
<td></td>
</tr>
<tr>
<td>MN 1610</td>
<td>Panafacom</td>
<td></td>
</tr>
<tr>
<td>TMS 9900</td>
<td>Texas Instruments</td>
<td></td>
</tr>
<tr>
<td>WD 16</td>
<td>Western Digital</td>
<td></td>
</tr>
<tr>
<td>Z 8001</td>
<td>Zilog</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>process</th>
<th>application</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMOS</td>
<td>minicomputer OEMs</td>
</tr>
<tr>
<td>PL</td>
<td>microprocessor OEMS</td>
</tr>
<tr>
<td>Bipolar</td>
<td>military</td>
</tr>
<tr>
<td>NMOS</td>
<td>electronic games</td>
</tr>
<tr>
<td>HMOS</td>
<td>general-purpose μP</td>
</tr>
<tr>
<td>NMOS</td>
<td>general-purpose μP</td>
</tr>
<tr>
<td>XMOS</td>
<td>general-purpose μP</td>
</tr>
<tr>
<td>NMOS</td>
<td>general-purpose μP</td>
</tr>
</tbody>
</table>

#### Table 2

<table>
<thead>
<tr>
<th>16-bit microprocessors, short list</th>
<th>type</th>
<th>manufacturers</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086</td>
<td>8086</td>
<td></td>
</tr>
<tr>
<td>68000</td>
<td>68000</td>
<td></td>
</tr>
<tr>
<td>16032</td>
<td>16032</td>
<td></td>
</tr>
<tr>
<td>9500</td>
<td>9500</td>
<td></td>
</tr>
<tr>
<td>9001</td>
<td>9001</td>
<td></td>
</tr>
<tr>
<td>Intel, Mitsubishi, Mostek, Siemens</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Motorola, Hitachi, Rockwell, Thomson</td>
<td></td>
<td></td>
</tr>
<tr>
<td>National Semiconductor, Fairchild</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Texas Instruments, AMI, ITT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Zilog, AMD, SGS-Ates</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 3a

<table>
<thead>
<tr>
<th>main type</th>
<th>derived types*</th>
<th>data length in CPU/bus</th>
<th>address range bus/memory/with support</th>
<th>data/address bus multiplexed</th>
<th>derivation</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086</td>
<td>8080</td>
<td>16/16 bits 16/8 bits</td>
<td>20 bit/1 Mbyte/1 Mbyte</td>
<td>yes</td>
<td>upgrade from 8080 (+ downgrade from minis)</td>
</tr>
<tr>
<td>68000</td>
<td>16016 16006</td>
<td>32/16 bits 16/8 bits</td>
<td>23 bit/16 Mbyte/64 Mbyte</td>
<td>no</td>
<td>upgrade from 6800; downgrade from minis</td>
</tr>
<tr>
<td>16032</td>
<td>16016 16006</td>
<td>32/16 bits 16/8 bits</td>
<td>24 bit/16 Mbyte/64 Kbyte/</td>
<td>yes</td>
<td>upgrade from 8080; downgrade from minis</td>
</tr>
<tr>
<td>9900</td>
<td>9940 9990/9981 9995</td>
<td>16/16 bits no external</td>
<td>15 bit/64 Kbyte/64 Kbyte/512 Kbyte/16 Kbyte</td>
<td>no</td>
<td>downgradefrom minicomputers</td>
</tr>
<tr>
<td>8001</td>
<td>8002 8003 8004</td>
<td>16/16 bits 16/8 bits</td>
<td>23 bit/8 Mbyte/48 Mbyte/</td>
<td>yes</td>
<td>upgrade from Z80; downgrade from minis</td>
</tr>
</tbody>
</table>

* for derived types, only differences with respect to main type are listed.

Table 3b

<table>
<thead>
<tr>
<th>main type</th>
<th>derived types</th>
<th>general purpose</th>
<th>registers</th>
<th>data stored in memory*</th>
<th>clock frequency</th>
<th>shortest instruction</th>
<th>longest instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086</td>
<td>8088</td>
<td>—</td>
<td>14 (16-bit)</td>
<td>low-high</td>
<td>8/5/4 MHz, 5 MHz</td>
<td>0.25 μs</td>
<td>32 μs (1)</td>
</tr>
<tr>
<td>68000</td>
<td>16016 16008</td>
<td>8 (32-bit), 8 (16-bit)</td>
<td>6 (24-bit), 2 (16-bit)</td>
<td>high-low</td>
<td>8/6/4 MHz, 5 MHz</td>
<td>0.5 μs</td>
<td>20 μs (2)</td>
</tr>
<tr>
<td>16032</td>
<td>16016 16008</td>
<td>8 (16-bit)</td>
<td>8 (16-bit)</td>
<td>low-high</td>
<td>8/6/4 MHz, 5 MHz</td>
<td>0.3 μs</td>
<td>8 μs (2)</td>
</tr>
<tr>
<td>9900</td>
<td>9980/9981 9995</td>
<td>16 (16-bit)***</td>
<td>3 (16-bit)</td>
<td>high-low</td>
<td>3.3/4 MHz, 2.6 MHz</td>
<td>31 μs (1)</td>
<td>41 μs (1)</td>
</tr>
<tr>
<td>8001</td>
<td>8002 8003 8004</td>
<td>16 (16-bit)</td>
<td>7 (16-bit)</td>
<td>high-low</td>
<td>6/4 MHz, 6/4 MHz</td>
<td>0.5 μs</td>
<td>140 μs (3)</td>
</tr>
</tbody>
</table>

* 'low-high': least significant byte at lower address; 'high-low': most significant byte first.

** at highest permissible clock frequency

*** these registers are located in RAM, not in the CPU

1 unsigned divide, (32-bit) ÷ (16-bit) = 16-bit result + 16-bit remainder
2 signed divide, (32-bit) ÷ (16-bit) = 16-bit result + 16-bit remainder
3 signed divide, (64-bit) ÷ (32-bit) = 32-bit result + 32-bit remainder

Table 3c

<table>
<thead>
<tr>
<th>main type</th>
<th>derived types</th>
<th>interrupt types</th>
<th>I/O area</th>
<th>instruction queue</th>
<th>ABORT for virtual memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086</td>
<td>8088</td>
<td>1 4 —</td>
<td>251</td>
<td>64 Kbyte</td>
<td>6 byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4 byte</td>
</tr>
<tr>
<td>68000</td>
<td></td>
<td>27 —</td>
<td>227</td>
<td></td>
<td>no</td>
</tr>
<tr>
<td>16032</td>
<td>16016 16008</td>
<td>1 9 1</td>
<td>240</td>
<td></td>
<td>8 byte</td>
</tr>
<tr>
<td>9900</td>
<td>9980/9981 9995</td>
<td>16 15</td>
<td>4 Kbit</td>
<td>4 Kbyte</td>
<td>no</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
</tr>
<tr>
<td>8001</td>
<td>8002 8003 8004</td>
<td>1 4 1</td>
<td>128</td>
<td></td>
<td>no</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>256</td>
<td></td>
<td>no</td>
</tr>
</tbody>
</table>

* memory-mapped only
opposing tendencies, the results differ:

- Intel (8086, 8088) have aimed primarily at upgrading the 8080 family; in fact, the 8080 registers are a subset of those in the 8086, so that existing programs can be run with only minor modifications. This has the drawback that the registers are often dedicated to specific instructions; although this often makes for more compact machine-language instructions, it also tends to limit the programming options.

- Motorola (MC 68000) have aimed for the future: 32-bit registers and a powerful instruction set (based, in part, on minicomputer practice). At the same time they have maintained compatibility with the existing 6800-family, so that existing support chips can often be used (usually in pairs).

- National Semiconductor (NS 16032, 16016, 16008) have also aimed for the future, without forgetting the past. This has led to an intriguing combination of old and (very) new ideas: on the one hand '8080-features' like low-high data storage (more on this later); on the other hand 32-bit registers, 16 M-byte address range, slave processor concept and provision for virtual memory systems (which will also be discussed further on).

- Texas Instruments (TMS 9900 family) have aimed, quite simply, at putting a minicomputer on a chip. The result is distinctly slower than all other processors; its addressing range is much smaller; it doesn't cater for anything like as many interrupts; its instruction set is much more limited. Why? It's older! At that time, memory and peripherals were much more expensive, so you didn't use so many in one system. This is a great pity; it offers the unique feature of locating a complete general-purpose register set in RAM, which simplifies interrupt processing and subroutine branches enormously, as will be explained.

- Zilog (Z8001, 8002, 8003, 8004) have aimed at providing a powerful,

**Figure 1a. The 8086 register set. This can be considered an extension of the 8080/8085 registers, as indicated by the shaded areas.**

**Figure 1b. The registers in the 68000 are 32-bit 'wide'. Is this still a 16-bit processor?**
1c

Figure 1c. The 16000 also uses 32-bit general-purpose registers.

1d

Figure 1d. The 9900 registers are located in RAM. This can be extremely useful in many applications.

general-purpose microprocessor. They seem to have done a good job of combining the best of existing microprocessors with minicomputer practice.

Registers

In any microprocessor, registers are used for three distinct applications:

- data is loaded into a register, prior to performing some 'operation' on it (add, subtract, shift or whatever);
- specific memory addresses are contained in registers (the first address of a group of data, stack or program section);
- processor control functions are stored in control registers (the program counter that points to the next instruction to be executed; 'status flags'; etc.).

There are two distinct approaches to the use of registers. In many older 8-bit processors, each register is 'dedicated' to a specific job. There is one 'accumulator' for data operations; a 'stack pointer' for the first address of a stack; and so on. A more flexible system is used in some μPs: 'general-purpose' registers are implemented to perform any data operation or addressing function that the programmer cares to specify. While being more flexible, this approach does have the slight disadvantage that the instructions may be longer. You can't just write 'add 1 to the data'; instead, you must specify 'add 1 to the data in register 2', for instance.

In 16-bit processors, there is a clear tendency towards the latter system. Figure 1 shows the register set available to the various processors. The 8086 (figure 1a) has 14 16-bit registers in all. In principle, these are dedicated as shown. However, Intel goes to great pains to point out that the first eight are 'general' registers: 'The data registers can be used without constraint in most arithmetic and logic operations. The pointer and index registers can also participate in most
arithmetic and logic operations. In fact, all eight general registers fit the definition of ‘accumulator’ as used in first and second generation microprocessors.”

Something similar applies to the 68000 (Figure 1b). In this case, the first eight 32-bit (l) registers are intended for data manipulation and the second group of eight for ‘stack’ and ‘base’ addressing. All sixteen registers can be used for indexing.

The 16000 (Figure 1c) has eight (32-bitl) general-purpose registers, as well as an extensive group of control registers.

A rather different approach is used in the 9900 (Figure 1d). The processor itself contains the two normal control registers (program counter and status register) plus a ‘workspace pointer’. The latter points to the address in RAM of the first ‘register’; in all, sixteen ‘general-purpose’ registers are specified in this way. If a new group of 16 registers is required for a subroutine or interrupt, you only have to change the address in the ‘workspace pointer’.

Finally, the 8000 family (Figure 1e) contains 16 general-purpose registers, one or two of which are actually doubled for ‘system’ or ‘normal’ modes.

A general point worth mentioning is the use of registers for other data lengths than 16 bits. This is illustrated by dotted lines in the diagrams:

- 8086: the first four registers can be addressed as two individual 8-bit sections each. Effectively, this means that they can be used as four 16-bit or eight 8-bit registers, or any combination.
- 68000: 8-bit and 16-bit sections of the first eight 32-bit registers can be used individually, as shown; the other registers only offer the 16-bit option.
- 16000: for 8-bit or 16-bit data lengths, the lower part of a register is used. It is also possible to combine two registers and use this pair as a single 64-bit register.
- Z8000: the first eight registers can be split up into 8-bit halves. Furthermore, pairs of 16-bit registers can be used as 32-bit registers; it is even possible to group them as ‘quadruples’, making 64-bit registers!

Figure 1e. The registers in the 8001 and 8002 can be combined into 32-bit ‘pairs’ or even 64-bit!

Addressing modes
Obviously, when writing a program you must not only tell the processor what to do with data – you must also tell it where to find the data in the first place! In memory and, if so, where? In a register? Or is the data part of the instruction (‘add one to . . .’)? As any programmer will know, a large number of different ways to indicate where the data is can be a great help. Most processors offer the following options:

- ‘register’: the register specified in the
### Z8002 CPU REGISTERS (grouped format Version)

<table>
<thead>
<tr>
<th>Register</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R1</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R2</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R3</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R4</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R5</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R6</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R7</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R8</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R9</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R10</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R11</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R12</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R13</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R14</td>
<td>8-bit register</td>
</tr>
<tr>
<td>R15</td>
<td>System Stack Pointer</td>
</tr>
<tr>
<td>R16</td>
<td>Normal Stack Pointer</td>
</tr>
</tbody>
</table>

- **Immediate**: The data is included in the instruction.
- **Direct**: The instruction contains the memory address where the data is to be found.
- **Indirect**: The register or memory location specified in the instruction contains the address where the data is to be found.
- **Relative**: The data is contained at an address that is a specified number of steps above or below the address pointed to by the program counter.
- **Indexed**: The data is at an address that is found by adding a fixed address to a value in an index register. This is useful when retrieving data from a table, for instance. An instruction can read 'retrieve the fifth data value (five in the index register) from the table starting at address 1000'. Adding one to the value in the index register converts this instruction to 'retrieve the sixth data value...'.

In addition to these basic options, each processor adds its own variations, as illustrated in Figure 2. It should be noted that manufacturers don’t seem to agree on what name should be given to any particular variation, which can become rather confusing. Most manufacturers, for instance, use the phrase 'direct addressing when the instruction contains the memory address where the data is located. Motorola, however, call this 'absolute' addressing; 'register direct' refers to the situation where the data is contained in a specified register.

There are a few other points that are worthy of note. What, for instance, is the difference between ‘based’ and ‘indexed’ addressing in the 8086? At first sight, very little. However, there is a difference between them in intent. Assume, for instance, that all kinds of data for all employees in a company are contained in data tables in memory. If you want to print out all data concerning one employee, you can use indexed addressing: specify the first address of the employee’s data and step through it by updating the index register. On the other hand, if you want to total the salary of all the employees, you specify which entry in the tables to look at (the fifth, say) and step through the complete memory by updating the 'base address' register.

Obviously, this sort of thing often involves updating a 'index' register in equal steps at regular intervals. Some processors include this as an extension to indexed addressing instructions ('increment' and/or 'decrement'); others have separate increment/decrement by 1, 2, 4 or even 'n' (Z8000) instructions.

While we’re on the subject of ‘memory’, one further point should be discussed. Existing memory systems are designed for 8-bit processors, so how do you store 16-bit data? In two 8-bit blocks,
Figure 2a. Addressing modes in the 8086 (and 8088). Note that it is often necessary to use a particular register for the job: for indexed addressing, say, either the SI or DI register must be used.
### 2b

<table>
<thead>
<tr>
<th>ADDRESSING MODE</th>
<th>OPERAND ADDRESSING</th>
<th>OPERAND VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. REGISTER DIRECT</td>
<td>IN THE INSTRUCTION</td>
<td>The content of the register.</td>
</tr>
<tr>
<td></td>
<td>IN A REGISTER</td>
<td>In the instruction.</td>
</tr>
<tr>
<td></td>
<td>IN MEMORY</td>
<td>The content of the location whose address is in the instruction.</td>
</tr>
<tr>
<td>2. IMMEDIATE</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td></td>
<td>OPERAND</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td>3. ABSOLUTE</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td></td>
<td>MEMORY ADDRESS</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td>4. REGISTER INDIRECT</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td></td>
<td>MEMORY ADDRESS</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td>5. REGISTER INDIRECT WITH OFFSET</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the register, offset by the displacement in the instruction.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the register, offset by the displacement in another register and that in the instruction.</td>
</tr>
<tr>
<td></td>
<td>BASIC MEMORY ADDRESS</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>DISPLACEMENT</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td>6. INDEXED REGISTER INDIRECT WITH OFFSET</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>DISPLACEMENT</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td>7. PROGRAM COUNTER RELATIVE</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>DISPLACEMENT</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td>8. PROGRAM COUNTER RELATIVE WITH INDEX AND OFFSET</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td></td>
<td>DISPLACEMENT</td>
<td>The content of the location whose address is in the Program Counter, offset by the sum of the displacements in the instruction and the register.</td>
</tr>
<tr>
<td>9. POST-INCREMENT REGISTER INDIRECT</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
<tr>
<td></td>
<td>MEMORY ADDRESS</td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
<tr>
<td>10. PRE-DECREMENT REGISTER INDIRECT</td>
<td>INSTRUCTION</td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
<tr>
<td></td>
<td>REGISTER ADDRESS</td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
<tr>
<td></td>
<td>MEMORY ADDRESS</td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
</tbody>
</table>

Figure 2b. The 68000 also offers 'post-increment' and 'pre-decrement' addressing modes. These are extremely useful when manipulating large blocks of data.
<table>
<thead>
<tr>
<th>ADDRESSING MODE</th>
<th>OPERAND ADDRESSING IN THE INSTRUCTION</th>
<th>IN A REGISTER</th>
<th>IN MEMORY</th>
<th>OPERAND VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. REGISTER</td>
<td>INSTRUCTION, REGISTER ADDRESS</td>
<td>OPERAND</td>
<td></td>
<td>The content of the register.</td>
</tr>
<tr>
<td>2. IMMEDIATE</td>
<td>INSTRUCTION, OPERAND</td>
<td></td>
<td></td>
<td>In the instruction.</td>
</tr>
<tr>
<td>3. ABSOLUTE</td>
<td>INSTRUCTION, MEMORY ADDRESS</td>
<td>OPERAND</td>
<td></td>
<td>The content of the location whose address is in the instruction.</td>
</tr>
<tr>
<td>4. REGISTER RELATIVE</td>
<td>INSTRUCTION, REGISTER ADDRESS, DISPLACEMENT</td>
<td>OPERATION</td>
<td></td>
<td>The content of the location whose address is the address in the register, offset by the displacement in the instruction.</td>
</tr>
<tr>
<td>5. MEMORY RELATIVE</td>
<td>INSTRUCTION, REGISTER ADDRESS, DISPLACEMENT</td>
<td>OPERATION</td>
<td></td>
<td>The content of the location whose address is the content of another location, whose address is the content of a register offset by a displacement in the instruction, offset by another displacement in the instruction.</td>
</tr>
<tr>
<td>6. TOP OF STACK, READ MODE</td>
<td>INSTRUCTION, REGISTER ADDRESS, MEMORY ADDRESS</td>
<td>OPERAND</td>
<td></td>
<td>The content of the location whose address is in the register; the content of the register is then updated.</td>
</tr>
<tr>
<td>7. TOP OF STACK, WRITE MODE</td>
<td>INSTRUCTION, REGISTER ADDRESS, MEMORY ADDRESS</td>
<td>OPERAND</td>
<td></td>
<td>The content of the location whose address is in the register, after the content of the register has been updated.</td>
</tr>
<tr>
<td>8. SCALED INDEXED</td>
<td>INSTRUCTION, ADDRESSING MODE, REGISTER ADDRESS</td>
<td>ANY OF THE ADDRESSING MODES GIVEN ABOVE</td>
<td>x 1 (byte) x 2 (word) x 4 (double) x 8 (quad)</td>
<td>OPERAND</td>
</tr>
<tr>
<td>ADDRESSING MODE</td>
<td>OPERAND ADDRESSING</td>
<td>OPERAND VALUE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>----------------</td>
<td>-------------------</td>
<td>---------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1. WORKSPACE REGISTER</td>
<td>INSTRUCTION+ REGISTER ADDRESS → OPERAND</td>
<td>The content of the register.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2. IMMEDIATE</td>
<td>INSTRUCTION OPERAND</td>
<td>In the instruction.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3. DIRECT</td>
<td>INSTRUCTION MEMORY ADDRESS → OPERAND</td>
<td>The content of the location whose address is in the instruction.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4. WORKSPACE REGISTER INDIRECT</td>
<td>INSTRUCTION REGISTER ADDRESS → MEMORY ADDRESS → OPERAND</td>
<td>The content of the location whose address is in the register.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5. INDEXED</td>
<td>INSTRUCTION REGISTER ADDRESS → DISPLACEMENT + OPERAND</td>
<td>The content of the location whose address is in the instruction, offset by the displacement in the register.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6. WORKSPACE REGISTER INDIRECT, AUTO-INCREMENT</td>
<td>INSTRUCTION REGISTER ADDRESS → MEMORY ADDRESS → OPERAND</td>
<td>The content of the location whose address is in the register; the content of the register is then updated.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7. PROGRAM COUNTER RELATIVE</td>
<td>INSTRUCTION DISPLACEMENT → 16bit X2 → PROGRAM COUNTER VALUE</td>
<td>Jump instructions only.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8. CRU RELATIVE</td>
<td>INSTRUCTION DISPLACEMENT → 16bit CRU BASE ADD Register.12 3 14 CRU BIT ADDRESS</td>
<td>CRU BIT ADDRESS</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Figure 2d. The 9900 has all the usual basic addressing modes, plus a few that relate specifically to this particular processor's 'architecture'.](image)"

Obviously! However, this means that each 16-bit word takes up two memory addresses, and each manufacturer has drawn different conclusions from this. In the first place, Intel and National have decided to store the least significant byte at the lower memory address — like writing '8119' when you mean '1981'. The other manufacturers do it the other way around. Furthermore, in most cases the data must always be 'aligned': the first address for each 16-bit word must be an even-numbered address. This saves an address line and gives a greater range for 'relative' addressing. However, it also means that data and instructions cannot always be tightly 'packed' in memory, and for this reason Intel (8086/8088) cater for both aligned and non-aligned data — the former being faster.

**Instruction sets**
The more instructions the merrier, you would think. However, this is not strictly true: it all depends on how powerful your instructions are in the first place. To give an example: for
<table>
<thead>
<tr>
<th>ADDRESSING MODE</th>
<th>OPERAND ADDRESSING IN THE INSTRUCTION</th>
<th>IN A REGISTER</th>
<th>IN MEMORY</th>
<th>OPERAND VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. REGISTER</td>
<td>INSTRUCTION, REGISTER ADDRESS</td>
<td>OPERAND</td>
<td></td>
<td>The content of the register.</td>
</tr>
<tr>
<td>2. IMMEDIATE</td>
<td>INSTRUCTION, OPERAND</td>
<td></td>
<td></td>
<td>In the instruction.</td>
</tr>
<tr>
<td>3. DIRECT</td>
<td>INSTRUCTION, MEMORY ADDRESS</td>
<td>OPERAND</td>
<td></td>
<td>The content of the location whose address is in the instruction.</td>
</tr>
<tr>
<td>4. INDIRECT REG</td>
<td>INSTRUCTION, REGISTER ADDRESS</td>
<td>MEMORY ADDRESS</td>
<td>OPERAND</td>
<td>The content of the location whose address is in the register.</td>
</tr>
<tr>
<td>5a. BASE ADDR</td>
<td>INSTRUCTION, REGISTER ADDRESS</td>
<td>BASIC MEMORY ADDRESS</td>
<td>OPERAND</td>
<td>The content of the location whose address is the address in the register, offset by the displacement in the instruction.</td>
</tr>
<tr>
<td>5b. INDEX</td>
<td>INSTRUCTION, REGISTER ADDRESS</td>
<td>DISPLACEMENT</td>
<td>OPERAND</td>
<td>The content of the location whose address is the address in the instruction, offset by the displacement in the register.</td>
</tr>
<tr>
<td>6. BASE INDEX</td>
<td>INSTRUCTION, REGISTER ADDRESS</td>
<td>BASIC MEMORY ADDRESS</td>
<td>OPERAND</td>
<td>The content of the location whose address is the address in the instruction, offset by the displacement in another register and that in the instruction.</td>
</tr>
<tr>
<td>7. RELATIVE ADDR</td>
<td>INSTRUCTION, DISPLACEMENT</td>
<td>PROGRAM COUNTER VALUE</td>
<td>OPERAND</td>
<td>The content of the location whose address is the address in the Program Counter, offset by the displacement in the instruction.</td>
</tr>
</tbody>
</table>

Figure 2e. At first sight, the 8001 and 8002 appear to offer less addressing modes than the other processors. However, some ‘addressing possibilities’ (increment and decrement, for instance) are included in the instruction set.

block transfer, the 8086 offers the instructions ‘repeat’, ‘compare’ and ‘decrement’. The Z8000 set includes a single instruction ‘compare, decrement and repeat’. Each processor has its own strong and weak points — the 8086, for instance, is the only one to include ‘ASCII adjust for add and subtract’.

Table 4 gives an approximate comparison of the various instruction sets, but to get the full picture the manufacturer’s literature will have to be studied. Some processors have ‘machine language’ instructions that are relatively easy to memorise — a boon to amateur programmers! Some assemblers are more powerful than others, which should appeal to professional users. Some instruction sets are more suited
<table>
<thead>
<tr>
<th></th>
<th>INTEL 8086</th>
<th>MOTOROLA 68000</th>
<th>NATIONAL 16032</th>
<th>TEXAS 9900</th>
<th>ZILOG 8001</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DATA TRANSFER</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>move: general purpose</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
<td>X</td>
</tr>
<tr>
<td>immediate to register</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>immediate to memory</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>to/from dedicated</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>registers (accu, addr, reg, program status etc.)</td>
<td>X (accu)</td>
<td>X (CCR)</td>
<td>XX (SR)</td>
<td>X (USR)</td>
<td>X (SR)</td>
</tr>
<tr>
<td>move multiple registers</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>stack: push</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>pop</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>save registers</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>restore registers</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>other: exchange data</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>clear</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>swap bytes</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>load address</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>translate byte</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>BLOCK TRANSFER AND STRING MANIPULATION</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>repeat</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>move</td>
<td>X</td>
<td>XX</td>
<td></td>
<td></td>
<td>(n.a.)</td>
</tr>
<tr>
<td>load</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>store</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>move and repeat</td>
<td>(X)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>compare</td>
<td>X</td>
<td>XX</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>compare and repeat</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>scan</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>translate and repeat</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>translate, test</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>translate, test and repeat</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>INPUT/OUTPUT</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>input</td>
<td>XX</td>
<td>m</td>
<td>m</td>
<td>X (CRU)</td>
<td>XX</td>
</tr>
<tr>
<td>input and incr./decr.</td>
<td></td>
<td>e</td>
<td>e</td>
<td></td>
<td>XXXX</td>
</tr>
<tr>
<td>special input</td>
<td>XXXX</td>
<td>o</td>
<td>o</td>
<td>XX</td>
<td></td>
</tr>
<tr>
<td>special input and incr./decr.</td>
<td></td>
<td>r</td>
<td>r</td>
<td>XXXX</td>
<td></td>
</tr>
<tr>
<td>special input/incr./decr. and repeat</td>
<td></td>
<td>v</td>
<td>v</td>
<td>XXXX</td>
<td></td>
</tr>
<tr>
<td>output</td>
<td>XX</td>
<td>m</td>
<td>m</td>
<td>X (CRU)</td>
<td>XX</td>
</tr>
<tr>
<td>output and incr./decr.</td>
<td></td>
<td>a</td>
<td>a</td>
<td>XXXX</td>
<td></td>
</tr>
<tr>
<td>special output</td>
<td>XXXX</td>
<td>p</td>
<td>p</td>
<td>XXXX</td>
<td></td>
</tr>
<tr>
<td>special output and incr./decr.</td>
<td></td>
<td>e</td>
<td>e</td>
<td>XXXX</td>
<td></td>
</tr>
<tr>
<td>special out, incr./decr. and repeat</td>
<td></td>
<td>d</td>
<td>d</td>
<td>XXXX</td>
<td></td>
</tr>
<tr>
<td>more peripheral data (8-bit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>communication register:</td>
<td>test CRU bit</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>clear CRU bit</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>ARITHMETIC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add</td>
<td>XXXX</td>
<td>XX</td>
<td>XX</td>
<td>(X: 9940)</td>
<td>XX</td>
</tr>
<tr>
<td>add with carry</td>
<td>XXXX</td>
<td>X</td>
<td>X</td>
<td></td>
<td>XX</td>
</tr>
<tr>
<td>add decimal</td>
<td>X</td>
<td>(n.a.)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>decimal adjust for add</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASCII adjust for add</td>
<td>XX</td>
<td></td>
<td></td>
<td></td>
<td>XX</td>
</tr>
<tr>
<td>increment by one</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>increment by two</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>increment by 'n'</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>XX</td>
</tr>
<tr>
<td>add address</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>subtract</td>
<td>XXXX</td>
<td>XX</td>
<td>XX</td>
<td></td>
<td>XX</td>
</tr>
<tr>
<td>subtract with borrow</td>
<td>XXXX</td>
<td>X</td>
<td>X</td>
<td></td>
<td>XX</td>
</tr>
<tr>
<td>subtract decimal</td>
<td>XX</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASCII adjust for sub.</td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>(X: 9940)</td>
</tr>
<tr>
<td>decrement by one</td>
<td>X</td>
<td>(n.a.)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>decrement by two</td>
<td>XX</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>decrement by 'n'</td>
<td>XX</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>change sign</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>change sign, decimal</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>subtract address</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>multiply, unsigned</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>multiply, signed</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASCII adjust for mult.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>divide, unsigned</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>divide, signed</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASCII adjust for divide</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>extend sign</td>
<td>XX</td>
<td></td>
<td>XX</td>
<td></td>
<td>XX</td>
</tr>
<tr>
<td>evaluate periodic function</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>modulus of periodic function remainder</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>compare</td>
<td>XXXX</td>
<td>XX</td>
<td>XX</td>
<td>XXXX</td>
<td>XXXXX</td>
</tr>
<tr>
<td>check R against bounds</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>compare address</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>absolute value</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### LOGIC

<table>
<thead>
<tr>
<th>INTEL 8086</th>
<th>MOTOROLA 68000</th>
<th>NATIONAL 16032</th>
<th>TEXAS 9900</th>
<th>ZILOG 8001</th>
</tr>
</thead>
<tbody>
<tr>
<td>• AND</td>
<td>XXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>• OR</td>
<td>XXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>• EXOR</td>
<td>XXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>• NOT</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>• test flag/QC</td>
<td>XXX (n.a.)</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>test operand</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

### ROTATE AND SHIFT

<table>
<thead>
<tr>
<th></th>
<th>INTEL 8086</th>
<th>MOTOROLA 68000</th>
<th>NATIONAL 16032</th>
<th>TEXAS 9900</th>
<th>ZILOG 8001</th>
</tr>
</thead>
<tbody>
<tr>
<td>• shift logical left</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• shift arithmetic left</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• shift logical right</td>
<td>X</td>
<td>(X) ≈ SLL</td>
<td>(X) ≈ SLL</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• shift arithmetic right</td>
<td>X</td>
<td>(X) ≈ SAL</td>
<td>(X) ≈ SAL</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• rotate right</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• rotate right through carry/extend</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• rotate left</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• rotate left through carry/extend</td>
<td>X</td>
<td>X</td>
<td>(X) ≈ RR</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• rotate digit left</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
<tr>
<td>• rotate digit right</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXX</td>
</tr>
</tbody>
</table>

### BIT MANIPULATION

<table>
<thead>
<tr>
<th></th>
<th>INTEL 8086</th>
<th>MOTOROLA 68000</th>
<th>NATIONAL 16032</th>
<th>TEXAS 9900</th>
<th>ZILOG 8001</th>
</tr>
</thead>
<tbody>
<tr>
<td>• bit test</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• bit test and change</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• bit test and clear</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• compare ones corresponding</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• compare zeros corresponding</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• find first set bit</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• set ones</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• set bits corresponding</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• set CRU bit</td>
<td>X</td>
<td>X</td>
<td>(X) ≈ 1/O</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• set bit</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• reset bits corresponding</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• reset CRU bit</td>
<td>X</td>
<td>X</td>
<td>(X) ≈ 1/O</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• reset bit</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• invert bit</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• extract bit field</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• insert bit field</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
<tr>
<td>• convert bit field pointer</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XXXXX</td>
</tr>
</tbody>
</table>

### PROGRAM CONTROL

<table>
<thead>
<tr>
<th></th>
<th>INTEL 8086</th>
<th>MOTOROLA 68000</th>
<th>NATIONAL 16032</th>
<th>TEXAS 9900</th>
<th>ZILOG 8001</th>
</tr>
</thead>
<tbody>
<tr>
<td>• call subroutine</td>
<td>XXXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• return from call</td>
<td>XXXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• extended operation (user-def.)</td>
<td>execute (variable instruction)</td>
<td>system call</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• interrupt call</td>
<td>XXXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• return from interrupt</td>
<td>XXX</td>
<td>XX</td>
<td>XX</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• jump/branch, unconditional</td>
<td>16</td>
<td>X</td>
<td>14</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>• jump/branch, conditional multiway branch</td>
<td>16</td>
<td>X</td>
<td>14</td>
<td>12</td>
<td>4</td>
</tr>
<tr>
<td>• loop, conditional</td>
<td>XXXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• jump from loop</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
</tbody>
</table>

### PROCESSOR CONTROL

<table>
<thead>
<tr>
<th></th>
<th>INTEL 8086</th>
<th>MOTOROLA 68000</th>
<th>NATIONAL 16032</th>
<th>TEXAS 9900</th>
<th>ZILOG 8001</th>
</tr>
</thead>
<tbody>
<tr>
<td>• control bits, clear</td>
<td>XXX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• control bits, set</td>
<td>XXX</td>
<td>X</td>
<td>XX</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• control bits, invert</td>
<td>X</td>
<td>X</td>
<td>XX</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• multi-micro request</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• multi-micro set</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• multi-micro reset</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• halt, wait</td>
<td>XX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• NOP</td>
<td>XX</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• reset (external devices)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• escape to external device</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• restart</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• clock bus</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• segment override</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• trap</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• trap on overflow</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• clock off</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• clock on</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
<tr>
<td>• breakpoint</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>XX</td>
</tr>
</tbody>
</table>

Table 4. A comparison of the five instruction sets. The number of crosses indicates how many variations of a particular instruction type exist; where this would tend to get out of hand, a number is used instead. This survey is intended only to give a general impression; for the exact details, the manufacturer’s instruction set must be studied. It should also be noted that many instructions go under several different names. For instance, what we have listed as ‘extend sign’ may actually be shown in the official instruction set as ‘extend MSB’, ‘convert byte to word’, etc.
to higher programming languages (Pascal, for instance) than others. To go into all this in sufficient detail is beyond the scope of this article.

Interrupts

The basic idea behind 'interrupts' in computer systems is that when a program is running it may have to be 'interrupted' at any time, so that the computer can do some other (more urgent) job first. When that job is finished, the computer can return to the original program and carry on where it left off. For instance, some chess computers 'think' in the opponent's time. When he makes his move, the computer's calculation must be interrupted and the new position of the piece is entered; only then can it continue its calculations to work out its own move.

Obviously, different interrupt sources will require different interrupt routines; and the sooner the computer knows which routine to run, the better. For this reason, all the 16-bit processors offer a 'vectored interrupt' facility: the interrupt source points to a position in an address table, that contains the initial address of the required interrupt routine. This address table must be located somewhere in memory. As can be seen in figure 3, most processors reserve a large section from address 00000 on, and some also require a small section at the last memory addresses. The Z8000 is an exception: its pointer table ('program status area') can be located anywhere in memory; the NS16000 also provides for a freely locatable 'interrupt and trap vector table'.

It is also extremely useful to know how 'urgent' a particular interrupt request is, in relationship to the program that is actually running at the time. This leads to the distinction between:

- **non-maskable interrupts**: when this occurs, the corresponding routine must be executed without delay. A prime example would be a power-failure interrupt: emergency procedures must be carried out without delay!
- **priority-coded interrupts**: an interrupt request includes a code that indicates its urgency. If this proves to be more important than what the computer is actually doing, the request is acknowledged; otherwise it is ignored. Generally speaking, all interrupts except the non-maskable one are priority-coded.

A further distinction is made between:

- **(normal) interrupts**: these are generated by some external device, as explained above.
- **(software) traps**: these occur when ‘something funny’ happens during normal execution of a program — overflow, for instance. In some processors, they can also be deliberately 'called' by a normal program instruction; in fact, the 8086 offers the possibility of initiating all interrupt routines (even the hardware type) by giving a suitable instruction.

System extensions

As we stated at the outset: computer systems tend to grow. Figure 4 gives some idea of what this means in practical terms. Long as it is, the list is by no means complete: new support chips are being announced daily, and even in existing literate some manufacturers tend to list more than others. Furthermore, some of the 'extensions' shown will not be necessary (or even desirable) in many applications. For instance, we have consistently 'demultiplexed' the data- and address buses, even though this will often be unnecessary.

It should be noted that some of the support chips are (slave) microprocessors in their own right. In figure 4a, for instance, the 8089 input/output processor is derived from the 8080 family.

The same applies to the 'memory management unit' shown in figures 4b, 4c and 4e. Here, a new concept is introduced at the same time: 'Virtual memory' as opposed to real memory. Obviously, when processors can operate with 48 or even 64 mega-bytes of memory, it is hardly feasible to have all this as RAM. For this reason, it is common practice to have a much smaller RAM area and store data that is not in use at that time on a floppy disk or some similar 'low-cost' memory. As required, sections of program or data are retrieved from the disk and located in RAM, where the processor can reach them.

To avoid having to burden the processor (and the programmer!) with this job, a separate 'memory management unit' is used. This looks at the 'logical addresses' that the processor is putting out and
Figure 3. All processors require some dedicated RAM area. Among other things, they expect to find the start address of interrupt routines there (the 'interrupt vectors'). When using the 16000 (figure 3c) and the 8001 (figure 3e), this RAM area can be freely located anywhere in memory; all other processors require some dedicated RAM in extreme low and/or extreme high memory.

The attempted access is aborted gracefully. Other features can be important when extending a system: Direct Memory Access (DMA), multi-processor operation and so on. However, since all the processors discussed here provide all these options in one way or another, there is little point in going into greater detail. The same applies to 'software support': for all these processors there is 'an adequate abundance' of literature, assembler routines, software and so on.

In conclusion
Each of the five processors has its own strong and weak points, but each of them will do almost any job. As someone put it: "Even if there was a "best" micro, other factors (such as your own skills and attitude, the available software and so on) will soon reduce any advantage of this "best" micro to zilch. If you don't happen to like the "best" micro, just wait a month or two and it will get shot out of the saddle by something much more promising." There's a lot of truth in this!

However, if you want to pick a 16-bit processor and get started now, the choice may well depend on factors that have not been discussed above:

- Price and availability? These can change within weeks, so it is advisable to contact the various manufacturers (a list of addresses is included at the end of this article). The National Semiconductor NS16000, for instance, is so new that the data we needed had to be flown in from America! The first samples should be available later this year.
A clear and straightforward ‘machine language’ instruction set? This is more important to many amateurs than a ‘powerful assembler’! But what do you mean by ‘clear and straightforward’? To some extent, that depends on what you’re used to. Also, a point to watch is the difference between what manufacturers claim and what they do. Motorola, for instance, stress the fact that they have a set of ‘powerful, general-purpose instructions’ so that the programmer ‘has less to remember when writing software’. This is true, up to a point. Zilog, on the other hand, claim one of the most comprehensive instruction sets. Also true, up to a point. However, if you cut through the ‘mnemonics’ and look at the actual bits in the instructions, the results can be surprising. To give an example: Shift instructions. Motorola list four for the 68000 (Arithmetic Shift Left or Right, and Logical Shift Left or Right), whereas Zilog give six for the Z8000 (Shift Dynamic Arithmetic or Logical, Shift Left Arithmetic or Logical and Shift Right Arithmetic or Logical). Motorola point out that they use the same instruction for either ‘dynamic’ or ‘static’ shifts — “fewer being better”! (‘Dynamic’ means that the number of positions that the data is to be shifted is contained in a register; ‘static’ means that the number is part of the instruction.) What is the truth of the matter? Both processors use a single basic instruction for all shift operations! Two bits make the distinction between Byte, Word or Double-word data; one bit determines whether an arithmetic or logic shift is required. The 68000 uses one bit to distinguish between shifting left or right; the Z8000 makes this distinction by using a positive or negative number to specify the shift (for left or right, respectively) — limiting its dynamic shift range to 32 positions, as opposed to Motorola’s 64 positions. On the other hand, the Z8000 uses one bit to distinguish between Static and Dynamic shift, and this leads to a greater range for the static shift (up to 32 positions, as opposed to Motorola’s 8). So which processor is ‘better’? Furthermore, some manufacturers distinguish instructions that others consider to be the same instruction with different addressing modes. To give one example: in the Z8000 addressing modes summary (figure 2e), ‘Indirect register with increment or decrement’ is conspicuously absent. On the other hand, the instruction set includes: ‘Load’, ‘Load and Decrement’, ‘Load, Decrement and Repeat’, and so on.

To sum it all up: when you cut down to the bare bones, you find that all
these processors are very similar in most respects, they are all much more powerful than 8-bit processors — it is no longer just a question of going from narrow gauge to standard gauge. Any choice between them must be based to a large extent on personal taste, and to a lesser extent on the intended application. The 9900, for instance, has its own particular charm — but it could do with some general-purpose registers on the CPU chip as well (to speed things up) and a more extensive instruction set. The 68000, 16000 and Z8000 are all very close in capabilities and general structure; it is very difficult to name a ‘winner’, even on (decimal) points. The 8086, on the other hand, is closer in some ways to 8-bit practice. This can be an advantage or a disadvantage, depending on how you look at it.

### Future Developments?

Each processor is likely to be improved in the future. Motorola, for instance, states specifically: ‘The present version of the 68000 does not offer string operations, but they will be available on the next version, along with floating point operations’. Texas Instruments are working hard ‘behind the scenes’ — on what? It will be interesting to see how things develop. In future issues, we will be including articles on each processor family — with as much detail and ‘expectations for the future’ as we can obtain! Meanwhile, we will continue our policy of using the processor that comes to hand for any given job.
The 8086 and 8088 microprocessors are members of what Intel calls the iAPX-86 family. This family includes several 'slave' processors: microprocessor-based support chips, that perform jobs that the processor itself cannot — or certainly not as easily. Clear examples are the "Numeric Data Processor" and "Input/Output Processor", with further 'slaves' to be announced. This processor can be operated in either 'minimum' or 'maximum' mode. In minimum mode, the processor controls the bus itself; in maximum mode, a 'bus controller' is added as shown above. The maximum mode is intended for large systems, where a more extensive control bus is required.
Figure 4b. The 68000 also belongs to a large family. Some of the other members of the family are also "intelligent": microprocessor-based support chips like the "Memory Management Unit" and "Input/Output controller". There are also a large number of "normal" support chips. Furthermore, as an added bonus to many potential users, Motorola have ensured that existing 6800 peripherals and support chips can be used in 68000 systems — usually in pairs.

It is worth particular note that the 68000 is one of the few 16-bit processors with separate data and address buses.
NS16032 I/O
- 16-Bit Address/Data (MUX)
- 8-Bit Address
- 4 Bits Status
- ADS
- DDIN
- HBE
- RDV
- HOLD, RD/0, I/O
- NMI, INT
- A0T
- FEI, U/S, PFS
- PH1, PH2
- RST
- SPC
- 2 GND5 And VCC

Figure 4c. The 16000 is so new that the ‘pinning’ is not yet known! However, we have received sufficient ‘preliminary’ information to give a fairly complete picture of its possibilities. As with many of the other 16-bit processors, the 16000 ‘family’ includes several intelligent support chips. In fact, National Semiconductor even take this principle one step further in their literature: when discussing the register set, they also count the registers in the ‘Floating point unit’ and the ‘Memory management unit’! Although there is something to be said for this, it didn’t seem quite fair to the other manufacturers – and so figure 4c only lists the registers in the CPU itself.

A strong point of the 16000 family is not readily apparent from the block diagram given above: the ease with which ‘software modules’ (program sections and subroutines in ROM) can be located anywhere in memory. The instruction set and addressing modes were designed with this possibility in mind, and National state that they intend to provide an extensive ‘software library’. That would certainly simplify things: ‘Don’t re-invent the wheel, use the existing plans!’
Figure 4d. This type of block diagram can't give a complete picture of the 9900 family. Texas Instruments not only supply a wide range of 'support chips'; there is also a whole series of microprocessor chips that are derived from the basic 9900. With or without RAM and/or ROM on the chip; with various types of data in- and output; for different applications. As Texas Instruments put it: 'The 9900 family is a compatible group of microprocessors, microcomputers, microcomputer modules and minicomputers'. Furthermore, in the not-too-distant future a new member of the family is expected!
Figure 4e. The Z8001 also has several brothers, sisters and cousins. The 8002, 8003 and 8004 are alternative versions of the CPU itself; then, as usual, there is an intelligent ‘memory management unit’, ‘input/output processor’, and so on. It is clear from several little details that Zilog put great value on ‘Multi-processor systems', where several 8001’s are used in the same system — sharing memory and input/output r.sources. Not only does the instruction set cater for this sort of thing: it is also apparent from the ‘multi/micro control’ pins!
<table>
<thead>
<tr>
<th>Processor type</th>
<th>Manufacturer</th>
<th>Importer</th>
<th>Telephone number</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMZ 8001/2</td>
<td>AMD</td>
<td>Advanced Micro Devices (UK) Ltd, AMD House, Goldsworth Road, Woking, Surrey.</td>
<td>(04862) 22121</td>
</tr>
<tr>
<td>S9900</td>
<td>AMI</td>
<td>AMI Microsystems Ltd, Princes House, Princes Street, Swindon, Wilts. SN1 2HU</td>
<td>(0793) 37852</td>
</tr>
<tr>
<td>HD 68000</td>
<td>Hitachi</td>
<td>Hitachi (UK) Ltd, Pie Building, 2, Rubastic Road, Southall, Middlesex UB2 5LF.</td>
<td>(01) 574 0732/38</td>
</tr>
<tr>
<td>8086/8088</td>
<td>Intel</td>
<td>Intel Corporation (UK) Ltd, Dorkan House, Eldene Drive, Swindon, Wilts. SN3 3TU.</td>
<td>(0793) 26101</td>
</tr>
<tr>
<td>M5L 8086</td>
<td>Mitsubishi</td>
<td>Mitsubishi (UK) Ltd, Otterspool Way, Watford, Herts.</td>
<td>(0923) 40666</td>
</tr>
<tr>
<td>MK 8086</td>
<td>Mostek</td>
<td>Mostek UK Ltd, Masons House, 1, Valley Drive, Kingsbury Road, London NW9.</td>
<td>(01) 204 9322</td>
</tr>
<tr>
<td>MC 68000</td>
<td>Motorola</td>
<td>Motorola Ltd, York House, Empire Way, Wembley, Middlesex.</td>
<td>(01) 902 8836</td>
</tr>
<tr>
<td>NS 16000</td>
<td>National</td>
<td>National Semiconductor (UK) Ltd, 301, Harpur Centre, Horne Lane, Bedford MK40 1TR</td>
<td>(0234) 47147</td>
</tr>
<tr>
<td>NS 16000</td>
<td>Fairchild</td>
<td>Fairchild Camera and Instrument (UK) Ltd, 230, High Street, Potters Bar, Herts.</td>
<td>(0707) 51111</td>
</tr>
<tr>
<td>R 68000</td>
<td>Rockwell</td>
<td>Pelco (Electronics) Ltd, Regency Square House, 26-27 Regency Square, Brighton BN1 2F8.</td>
<td>(0273) 722155</td>
</tr>
<tr>
<td>Z 8001/2</td>
<td>SGS-ATES</td>
<td>SGS-ATES (UK) Ltd, Planar House, Walton Street, Aylesbury, Bucks. HP21 7QJ</td>
<td>(0298) 9977</td>
</tr>
<tr>
<td>SAD 8086</td>
<td>Siemens</td>
<td>Siemens Ltd, Siemens House, Windmill Road, Sunbury-on-Thames.</td>
<td>(09327) 85691</td>
</tr>
<tr>
<td>TMS 9900</td>
<td>Texas</td>
<td>Texas Instruments Ltd, Manton House, Bedford MK41 7FA.</td>
<td>(0234) 67466</td>
</tr>
<tr>
<td>EF 68000</td>
<td>Thomson</td>
<td>Thomson CSF Components and Materials Ltd, Ringway House, Bell Road, Danes Hill, Basingstoke, Hants.</td>
<td>(0266) 29155 ext. 232</td>
</tr>
<tr>
<td>Z 8001/2/3/4</td>
<td>Zilog</td>
<td>Zilog (UK) Ltd, Babbage House, King Street, Maidenhead, Berks.</td>
<td>(0623) 36131</td>
</tr>
</tbody>
</table>
humidity sensor

Somewhat surprisingly perhaps, detecting humidity by electronic means involves a great deal more than meets the eye. In fact, until recently, the few reliable devices that were available were too complex and therefore too expensive for widespread use. The German company, Valvo, recently released details of a capacitive humidity sensor that, in spite of what might be expected from unsophisticated circuitry and low cost, has many advantages. It can be incorporated directly into an electrical measuring circuit, will serve a variety of purposes and is easier to operate, maintain and calibrate than its mechanical counterparts. Not only will it detect humidity in the home, but also in greenhouses or tumble dryers.

Before dealing with the circuit itself, it will be as well to define humidity as such. What is known as the absolute humidity is the number of grammes of water per cubic metre of air at a certain temperature. The absolute or maximum relative humidity is exceeded when the atmosphere absorbs greater quantities of water, thereby becoming saturated or ‘damp’. How much water is absorbed depends on the ambient temperature of the atmosphere. To give an example, living room windows tend to ‘steam up’ in winter time, as contact with the outside air makes them much colder in comparison with the room temperature. The amount of moisture in the air is expressed in terms of relative humidity. This is calculated by dividing the actual amount of water in the air by the maximum quantity at the same temperature and then multiplying the result by 100%. The relative humidity must be between 40 and 70% for plants, pets and persons to breathe comfortably and so it is important to maintain it at an optimum level. Excessive humidity will cause metals to rust and wood to rot.

For the above reasons, the sensor is designed to respond to changes in the ambient relative humidity. Figure 1 shows that the system consists of a perforated plastic case containing a stretched membrane of non-conducting foil, coated on both sides with gold. The membrane and coating form the dielectric and electrodes respectively of a parallel plate capacitor. As illustrated in the graph in figure 2 the capacitance $C_b$ is determined by the degree of ambient relative humidity $H_{rel}$. This is because the layer of gold is thin enough to allow moisture to penetrate through to the dielectric, in other words, an increase in humidity will cause the capacitance to rise.

The sensor is reliable within a 10%...90% humidity range. Outside these limits the sensor will have a nominal accuracy of only 5%. However, such levels should only occur in extreme cases.

The measuring circuit

Before dealing with the circuit diagram, the principle behind the operation must be considered. This is shown in figure 3. As can be seen, operation is based on the measurement of pulse width variations. The block diagram shows two synchronized multivibrators M1 and M2, which are connected to a trimmer capacitor $C_T$ and to the

![Figure 1. The capacitive humidity sensor as designed by Valvo and its dimensions in mm.](image1)

![Figure 2. The relationship between relative humidity $H_{rel}$ and sensor capacitance $C_b$.](image2)

![Figure 3. The block diagram of the measuring circuit.](image3)
humidity sensor of capacitance \( C_S \), respectively. The latter comprises a constant contribution \( C_0 \) and a contribution \( \Delta C \) dependent on \( H_{rel} \), in other words:

\[
C_S = C_0 + \Delta C
\]

M1 and M2 produces pulses, t1 and t2 in length, which are proportional to \( C_T \) and \( C_S \) respectively (see figure 4). What happens is that M1 synchronizes M2, so that the pulse width difference t3 is equal to t2-t1. The length of the pulse width t3 therefore determines the degree of ambient humidity \( H_{rel} \). Thus, if t3 is fairly short, the atmosphere will only be slightly humid, whereas a lengthy t3 would mean a high degree of humidity (as in a botanical garden, for instance). If M1 and M2 have equal proportional constants and \( C_T \) is equal to \( C_0 \), t3 will be proportional to \( \Delta C \). If the pulse frequency is set at \( 1/T \), where \( T = 2t_1 \) (figure 4) and all pulses have equal amplitude \( U_B \), then the average output voltage will be:

\[
U_0 = \frac{t_3}{T} U_B = \frac{(\Delta C/2) C_0}{U_B}
\]

The term \( t_3/T \) is called the relative pulse width. Its temperature and voltage dependence are very small, provided:

- the characteristics of both multivibrators are identical (constructed for example from a single 4001);
- \( C_S \) and \( C_T \) have equal temperature coefficients.

Output voltage \( U_0 \) is directly related to the supply voltage which should therefore be stabilized to obtain the best results.

### Practical circuit

A design based upon two 4001 IC’s is shown in figure 5. The circuit may be either battery or mains powered, depending upon its application. Multivibrators M1 and M2 are each formed by a pair of NOR gates in the first 4001. 10 kHz pulses produced by M1 and M2 are fed to the second 4001. This generates a pulsed-output voltage with an average value \( U_{av} \) proportional to the pulse width difference. The four NOR gates of this IC are connected in parallel to provide low output impedance. Any parasitic oscillations in the circuit will be suppressed by an RC network in the supply line (C5, C6, R3).

### Linearizing network

Since the relation between \( C_S \) and \( H_{rel} \) is non-linear, the pulsed output signal \( U_0 \) is fed to a linearizing network. For clarity’s sake this is shown separately in figure 6. Voltage pulses charge capacitor C7 by way of diode D1 and resistor P1. At the same time a discharge current in proportion to the voltage across the capacitor flows through resistors R4 and R5, and an additional current flows from the supply line via resistor R6. Thus, the output voltage \( U'_{av} \) is a non-linear function \( U_0 \) and with suitable choice of C7, P1 and R4, R5, this function can be profiled to allow the relationship between \( H_{rel} \) and \( U'_{av} \) to be substantially linear.

With respect to the circuit in figure 5, the output voltage can vary between 80 mV and 1 V. This can be used either to indicate or to control relative humidity (\( H_{rel} \)).

### Tumble dryer control

As we mentioned before, the humidity

---

**Figure 5.** The measuring circuit with linearized output. The circuit can be connected to an external power supply. R7 is chosen so that: \( R7 = (U_B \cdot 150/2)/2 \text{ mA \ \Omega} \).
humidity sensor

indicator may serve a variety of purposes. Let us therefore see what happens in the case of a tumble dryer. A tumble dryer operates by heating a damp load whilst tumbling it slowly in a rotating drum. The $H_{rel}$ at the air outlet provides a reasonable indication of how damp the load is. The measuring circuit described above can be made to control the dryer, switching it off as soon as the load has reached a certain (preset) level of dryness. The circuit operates by comparing $U_{o}$ with a constant voltage, in this instance a preset voltage that corresponds to the required level of $H_{rel}$ (in other words, the level indicating a dry load).

The humidity sensor is situated in the air outlet of the dryer and an NTC thermistor is located in the drum. The thermistor is used to control the air

![Figure 6. The linearizing network used in figure 5.](image)

Figure 6. The linearizing network used in figure 5.

![Figure 7. What happens during the tumble dryer control operation. The relative humidity in the tumble dryer falls as the load dries. The curves here relate to a fully loaded standard dryer as used in the home.](image)

Figure 7. What happens during the tumble dryer control operation. The relative humidity in the tumble dryer falls as the load dries. The curves here relate to a fully loaded standard dryer as used in the home.

![Photo 1. The humidity sensor as manufactured by Philips.](image)

Photo 1. The humidity sensor as manufactured by Philips.

---

we haven't forgotten the TV games computer!

In the ‘Junior Cookbook’ article, elsewhere in this issue, we mention the fact that our desks are being swamped under with letters requesting further extensions to the Junior Computer. The same applies to the TV Games Computer — admittedly, to a slightly lesser extent.

‘When will you publish a memory extension board?’, ‘Please put more games on tape!’, ‘Any hardware extensions will be welcome!’, ‘How do you get score displays on the screen?’ . . . and so on.

Rest assured, we haven’t forgotten you! A memory extension board is in the final development stage, and we hope to publish it in June. An extensive ‘sound effects generator’ will be included on the same board.

More programs? We’ve got loads of them! Unfortunately, they often require more or less elaborate modifications, before they are suited for the ESS service. In this connection, please bear the following points in mind if you intend to send us programs:

- Record the program at several levels, up to and even over the nominal 100% mark. We often receive tapes that are recorded at -10 dB or even -20 dB, and it can take hours of fiddling before we can load them successfully.
- All joysticks are different. If they are used in a program, a joystick calibration routine (like that described in an earlier article) is virtually ‘must’.
- A full listing is important. If the program is perfect as it stands, well and good; but when modifications are required, it may go to the bottom of the pile until we have time to ‘disassemble’ the relevant sections.
- Bear in mind that Elektor is an international magazine. Texts will often enhance a program, but they may need translation — although English, fortunately, is a very international language. Explanation where the text routines are and how to modify them saves us a lot of time.

More information? We often receive requests for fuller explanation of score routines, collision detection, the monitor software, etc. To cater for this, we intend to publish a TV Games Computer book. Hopefully, we should be able to ‘assemble’ it within the next few months.
The logic analyser circuit diagram

For a change, we'll start in the middle of figure 1 (that is, the lower left-hand corner, to be precise) – at the heart of the logic analyser. This consists of the clock oscillator and the time base switch. With the given capacitor values, the voltage controlled oscillator IC9 produces a frequency of 4 MHz. The oscillator’s stability can be improved considerably by replacing capacitors C7 and C8 by a 4 MHz crystal. With the aid of divide-by-two and divide-by-five stages (IC12...14a) different sampling rates are obtained from the oscillator frequency. The desired rate can be selected with switch S1. S2 enables the division ratios of the dividers to be changed, thereby extending the number of rates. The final position of S1 (K) is connected to gate N12. An external clock can be connected to this. The position of S3 will then determine whether the circuit reacts to the positive or to the negative edge of the external signal.

Table 1 lists the sampling rates for the different positions of S1 and S2. Gates N20, N22 and N23 are used to switch from the selected sampling frequency to the fixed scan frequency, and vice versa. For this purpose one input of N20 is connected to the Q output of FF2 and one of N22’s inputs is connected to the Q output. Thus, the state of FF2 will determine which signal is passed.

What about the inputs? The eight data inputs are connected to the latch (IC1). This transfers the input data to the outputs, at the sampling rate determined by S1 and S2. The delay time that elapses between the sampling pulse and the data transfer can be preset with the monostable multivibrator MMV1. The delay switch S19 allows for two alternatives. When it is in position a, the delay will be fixed at 50 ns; when it is in position b, the delay can be adjusted between 150 and 500 ns by means of P1. The A input of MMV1 is connected to the output of N22 which produces the sampling frequency during data entry. In the display mode, N22 is blocked so that the latch will not receive any sampling pulses either.

The memory consists of two 256 x 4 bit RAMs, 2101A-2 (IC2 and IC3) which have to perform their utmost in this design. This is because the shortest sampling time is 250 ns which happens to be the shortest time that the RAM’s can process. The data at the latch outputs is passed to the memory ICs, four lines leading to IC2 and another four to IC3. The addresses are provided by IC4 and IC5. Together they constitute the 8 bit counter A shown in the block diagram. This counter continually scans all the addresses in the memory, as its clock inputs receive the sampling or scan frequency from N23.

Back to the trigger section. After passing the latch, the data is also applied to the word recognizer. This consists of gates N1...N10 and switches S5...S14. The output of collector overrides of the gates are all interconnected and are linked to the positive supply through R11. This means FF1 will only be provided with a trigger pulse when all gate outputs are logic 1. Two external trigger inputs are included via N1 and N2. One input of each of the remaining gates (N3...N10) is connected to one of IC1’s outputs.

The other input of every EXNOR is connected to +5 V via a 5kΩ resistor and to the centre contact of a three-way switch. When the switch is on a, the input connected to it will be logic zero; logic one corresponds to the centre position, and in position b the two inputs of the gate will be linked. The three switch positions are labelled ‘H’ and ‘x’ (both in the circuit and on the front panel). In position L, the output of the corresponding gate will only become high if that of the latch is low. Similarly, ‘H’ indicates that the output from the latch must be high; finally, in the ‘x’ (don’t care) position the EXNOR output will always be logic one, regardless of the latch’s state. The switches can therefore be used to preset an eight-bit pattern, or ‘word’. As soon as this word appears at the outputs of the latch, FF1 will be triggered by the word recognizer. That is, assuming the two switches for the external trigger inputs are on ‘x’.

When FF1 is triggered, either by the word recognizer or by the ‘manual trigger’ key (S15), the analyser is switched to the ‘display’ mode. The reset key S16 resets the flipflop and thus the analyser. LED D1, driven from the Q output, will light as soon as the analyser is triggered. The data outputs of the RAMs are connected to the inputs of the 8-to-1 multiplexer IC6. Counter C (IC14b) determines which input of the multiplexer is connected through to the
Figure 1. The logic analyser circuit diagram does seem rather elaborate, but then it offers quite a few interesting facilities.
output. The D/A converter shown in the block diagram is not immediately apparent in the circuit. In actual fact, it consists of R19...R23. These resistors sum the data output from the multiplexer and the outputs of counter C, all in the correct proportion to obtain the analogue voltage required for the y input of the 'scope'. A further signal is also mixed in at this point (via N11 and R18) to produce a 'dotted line' between the logic 0 and logic 1 levels, as can be seen in the photos of the display.

Counter B in the block diagram appears as IC7 and IC8 in the circuit. From the trigger signal and the preset of S4 it ascertains when the data entry into RAM is to stop. Furthermore, the counter ensures that the memory is read out again in the same (correct) manner. The 'trigger mode' switch S4 sets the 'preset' inputs of the counter to 0, 126 or 254, as explained last month. When counter B generates a carry pulse, FF2 is triggered; in turn, this flipflop switches the system from 'sampling' to 'scan' mode.

To sum it up
Having located all the sections, running briefly through a complete load and display cycle may help to clarify things. Initially, the desired sampling rate is set by S1; a 'trigger word' is programmed into S7...S14 (S5 and S6 are set to 'x'); S4 is set, say, to 'centre trigger'. Operating the reset key (S16) clears FF1 and FF2, and causes the preset (126 in this example) to be loaded into counter B (IC7 and IC8). The data now starts to appear 'byte-by-byte' at the memory inputs, via IC1; the memory ICs (IC2 and IC3) are set to 'write' mode and counter A (IC4, IC5) cycles continuously through the full address range, so that each incoming 'sample'
is stored at the next higher address. If and when the incoming data is identical to the combination set up on S7 ... S14, the word recognizer will trigger FF1. LED D1 now lights, and counter B (IC7, IC8) is enabled. This counter starts to count sampling pulses, starting from the preset number (126), until it reaches 255. Depending on the preset a further 1, 129 or 255 samples are required. It then gives a 'carry', toggling FF2.

Simultaneously, MMV2 is triggered; this stops the clock oscillator (IC9) for a short period. The circuit is now in 'display' mode: as soon as the clock is started again, the memory will be 'read' at the fixed scan frequency (200 kHz).

During the first scan, one of the data lines is selected by the multiplexer and is displayed on the screen. At the end of this scan (after 256 bits, in other words), counter B again produces a carry pulse. As before, this stops the 'clock', counter C (IC14b) is incremented to select the next data line, the clock is re-started and the 'scope receives the next trigger pulse.

From the above it will be clear that the eight traces are not displayed simultaneously on the screen — how could they, on a single-channel 'scope? However, they are 'multiplexed' at such a high rate (less than 10 milliseconds for a complete 8-channel display) that they all 'appear' at the same time.

So much for figure 1. The handful of components in the lower right-hand corner (N17, N21, FF4, etc.) will not be dealt with here. They are part of an extension circuit that converts the logic analyser into a 'storage oscilloscope front-end'. Hold your horses! We'll get to that in two or three months.

The cursor

The cursor circuit is shown in figure 2. The wire links that connect it to the main circuit in figure 1 are labelled A0 ... A7, 10 ... 17 and B. In the block diagram these correspond to the connections to RAM, counter A and FF2.

The two displays LD1 and LD2 are controlled by IC23 and IC24. These binary-to-seven segment converters convert 8-bit data into two hexadecimal numbers. Each converter is connected to four data lines in memory. The common cathodes of the two displays are switched by T2. The base of this transistor is connected to the Q output of FF2. As a result, the displays only light if data is being written onto the screen.

The idea behind the cursor is that an address can be selected; the data at this address must appear in the displays, with some position indication on the screen.

The circuit that recognizes the preset address is very similar to the word recognizer circuit. Gates N24 ... N31 compare the contents of counter A (IC4 and IC5) to the contents of counter D (IC25 and IC26). When they are identical, the output of the comparator circuit will become logic one. Via N14, this causes the display decoders to read the data. FF3 switches at every pulse generated by the comparator circuit: once for each complete memory scan. This multiplexes the displays.

The output of N14 can be connected to the Z modulation input of the oscilloscope. As a result, eight brighter dots appear on the screen in a vertical line, one on each scan. These dots indicate the position of the data being displayed as two hexadecimal digits.

The contents of counter D, which determine the position of the dots on the screen and the data on the displays, can be preset with pushbuttons S17 and S18. They operate the 'cursor control' which produces the clock pulses and the up/down signal for counters IC25 and IC26. When S17 (up) is depressed the up/down signal becomes logic zero; the counter will now count the pulses that appear at its clock input. If, on the other hand, S18 is operated (down), the up/down signal becomes logic one and the counter will count down.

The up/down pulse generator may look a little complicated but this does provide some interesting facilities. If either S17 or S18 is depressed for less than 0.5 seconds, only one pulse will be sent to the counter and the cursor will only shift one position. If, however, one of the two switches is held down for longer, a 25 Hz frequency will start to appear at the output of N19 and the cursor then moves left or right across the screen at a much higher speed. This is achieved as follows. When a key is operated, the output of the oscillator around N16 immediately becomes logic zero. At the same time, MMV3 is activated to make its Q output '0' as well. The R40/C12 combination briefly delays N15 from reacting to the '0'. Consequently, N19 passes N16's logic zero to the counter. After this short interval, the output of N15 becomes logic one and the oscillator signal is therefore blocked by N19. When the MMV time (0.5 seconds) has elapsed, the output of N15 becomes low again and the oscillator frequency of 25 Hz is passed to the counters. Figure 3 should help to clarify this.

Z modulation can take place in various ways. If the oscilloscope does not have a Z modulation input, the cursor can be made visible by including resistor R36 in the circuit. The cursor will then be represented on the screen as a slight dent on every line.

The power supply

The Junior Computer's supply (Elektor, May 1980, p. 5-11) turned out to suit the circuit perfectly, so there was no need to design a new version. The logic analyser only requires the +5 V section, but the +12 V and -5 V supplies will be used for the 'storage scope' extension board we mentioned earlier.

In the next episode . . .

Obviously, not everything in the logic analyser circuit diagram could be discussed in full detail. Nevertheless, we hope the circuit's operation will now be clearly understood. In the next issue, the final episode of the logic analyser saga will include constructional details, printed circuit boards and a front panel design.

After that, we will come to the 'storage oscilloscope'.
Why it is so essential for a turntable to have the correct speed? Well, for the simple reason that the slightest deviation will affect all the frequencies and tempi on the record. In other words, the pitch may change. This can, of course, lead to various interesting 'special' effects, but it is hardly 'high-fidelity'!

The above can be avoided by using a crystal-controlled stroboscope. This can be used to calibrate the turntable speed if some means of motor speed adjustment is provided. This type of record player is often equipped with a separate stroboscope disc (see figure 1) that can be placed on the turntable. When this is very constant over a short period of time (only long-term accuracy is required to keep clocks and the like running on time). In the second place, the image which appears on the stroboscope disc is often rather blurred. This is because the stroboscope lamp is supplied with a sine wave derived from the mains, which causes a fairly slow transition to take place from light to dark, and vice versa. This effect is aggravated by the length of time it takes the light bulb to light up and then fade. It means the brightness is fairly evenly distributed throughout the period that the bulb is lit, so that no peak intensity will be reached. As a result, the image illuminated by a (mains driven) light bulb, a correct speed adjustment will produce a stationary image. Alternatively, the stroboscope may be situated on the rim of the turntable (figure 2). It is then lit by a small built-in lamp which is connected to the mains. Unfortunately, mains powered stroboscopes suffer from a couple of disadvantages. First, the mains frequency is not on the disc is bound to become 'fuzzy'. Better results can be obtained with a neon bulb, although the mains frequency will of course still be inaccurate. Even better is to use a crystal-controlled stroboscope. Having a crystal act as a reference source enables the speed to be adjusted with maximum precision.

In this circuit the disc is illuminated by three red LEDs. These have an ad-

Gramophone records are supposed to be played at exactly 33 1/3, 45 or 78 RPM, as the case may be. Nowadays it is usual for record player manufacturers to leave the final calibration of their product to the user, by providing a 'fine speed control'. However, this means that the user needs some clear indication of the turntable speed and common practice is to include a stroboscope with a speed calibration disc. This is very cheap and extremely accurate — provided the stroboscope is running at the correct frequency! Normally the mains frequency is used, but this is not as reliable as one might expect. A crystal-controlled stroboscope is a far more accurate solution.

Figure 1. A full-size stroboscope disc used to adjust 33 1/3, 45 and 78 RPM on record players. The 50 Hz indicated refers to the mains frequency for which the disc was designed.
is fairly straightforward, as can be seen from the circuit diagram. IC1 contains an oscillator and a 2\(^4\) divider. Provided the oscillator loop is correctly calibrated with C1, the output (V\(_{14}\)) will produce a 200 Hz square wave (3.2768 MHz \div 2^{14} = 200 \text{ Hz}). The square wave voltage is divided by 2 by IC2 and the 100 Hz frequency, required to switch the LEDs on and off, will appear at the base of T1.

Resistor R3 has a low value to allow plenty of current to pass through the LEDs and so provide sufficient light. Since the device only consumes about 25 mA, it can be battery-powered.

**Calibration**

A precise frequency meter — perhaps you can borrow one? — is an absolute must where calibrating the stroboscope is concerned, as it needs a 6-digit display at least. The frequency meter is connected to testing point TP (pin 7 of IC1). Trimmer C1 is then used to adjust the frequency to exactly 204,800 Hz. If a frequency meter is not available, C1 can either be placed in the middle position or be replaced by a fixed 12 pF capacitor. The frequency deviation will then be not more than 0.01%.

**Construction**

Once the circuit has been built (on a Veroboard, for instance) and calibrated, it can be inserted into an (old) torch. There will often be enough room for a 9 V ‘power-pack’ battery as well. The switch on the outside of the torch can then act as S1. The three LEDs are mounted very close together in the torch bulb’s place. If your record player already has a stroboscope (either a bulb or a neon lamp), this can be replaced by the crystal-controlled version.

It should be noted that the speed must be adjusted while a record is playing. Place the record on the turntable first and the disc on top of it. The disc’s diameter may not exceed that of the record label, as otherwise the running-out groove will be covered.

**Figure 2.** A stroboscope that is printed on the rim of the turntable. This particular record player has its own light source.

Stroboscope discs are normally designed for an illumination frequency of 100 Hz. This may sound surprising, as the frequency of the mains voltage is 50 Hz. Nevertheless, a lamp (or neon lamp) lights up every half period, so that the illumination frequency will be double the mains frequency (100 Hz).

**The circuit diagram**

The crystal stroboscope (see figure 3)
With thanks to H.P. Diehl and H.D. De Melder

junior cookbook

a few healthy recipes to keep your computer in shape

Our Elektor staff desks are covered in piles of letters, the telephone never stops ringing and even telexes are streaming in by the dozen. If this carries on, the offices will have to be evacuated... And all because of the Junior Computer! Book One whetted people’s appetites to such an extent that they just cannot wait for Book Two; they are craving to try out more Junior recipes... NOW!

Far be it from us to let anyone starve, so here are a few hints, alternatives and other useful ‘brain food’ to keep you and your computer going until the main course, Book Two, arrives.

Menu 1: Decimal arithmetic

As you will remember from Book 1, subtractions and additions may be carried out both in binary and in decimal. Whenever instruction SED (F8) for decimal appears in the program, problems will arise if the computer jumps back to the monitor (IC00) via a BRK at the end of the program or when operating in single-step mode. What happens is that if you attempt to return to the monitor when the D flag is 1, keys F, +, AD, DA, PC and GO will have become ineffective; the key functions A...F will be lost.

The key function AD will be taken over by key A, B has become DA, C is now the + function, D is GO and E will assume PC’s function. In other words, the numeric key functions A...F are no longer available. Addresses containing A...F cannot be entered directly, but only by means of a slight detour. The solution is to type in the nearest lower address below the one required that uses decimals 0...9 only, and increment it as often as necessary by depressing the + key function (key CI). Like going from London to Liverpool via Newcastle.

But how can this happen? During the monitor subroutine GETKEY the key value is determined by adding 07 nought times, once or twice to a basic value. Everything works out fine provided this takes place in binary, but when the computer tries to do it in decimal the key codes get mixed up.

One solution to the problem is to make sure that the SAVE routine of the monitor contains the instruction CLD (opcode D8), like the RESET routine.

This will do no harm to the program, as the D=1 situation is kept in the saved P register (00F1) and it will be restored upon the computer’s return from the monitor (section GOEXEC). This will mean changing the EPROM as follows:

| 1C1A 4C 32 1C | JMP START |
| 1C31 7B | SEI |
| 1C32 D8 | CLD D=0 START (temporarily) binary arithmetic |

As a result, the central START section of the monitor will now begin with CLD. After SAVE the machine will ‘convert’ back to binary and all keys will retain their normal functions. By the way,

Figure 1. The hardware necessary to hold up the step-by-step procedure whenever the computer is either in the monitor (1a) or inside one of the two memory ranges activated by the two chip select signals, K4 or K7/K8 respectively (1b).
there are no plans to start supplying modified EPROMS, as there are several other alternative solutions to the problem.

It might be useful at this stage to look at an example of decimal arithmetic. For this we will use the adapted addition program given on page 68 in Book 1:

0100 CLC
0101 A9 13 LDA # 13
0102 F8 SED D=1 decimal arithmetic
0104 69 08 ADC 08
0106 D8 CLD D=0 binary arithmetic
0107 00 BRK
1A7E 00 IRQ vector points to 1A00
1A7F 0A
Once the start address has been entered and GO has been depressed, the program is run; it leads to a jump to the monitor. The keys may now be used as normal, as after the addition the computer went back to binary. Typing in address 00F3 will give the result of the addition (21).

Alternatively:

0100 18 CLC
0101 A9 13 LDA # 13
0102 F8 SED D=1 decimal arithmetic
0104 69 08 ADC 08
0106 00 BRK
1A7E 00 IRQ vector points to 1A00
1A7F 1A
1A90 D8 CLD D=0 binary arithmetic
1A91 4C 00 1C JMP SAVE jump to monitor

At the end of the program the BRK will bring the computer to 1A00 by way of the IRQ jump vector. After going back to binary it will jump to the monitor. If the program is to be run in one go, the method we have just described is not so suitable; if it is stepped through, however, from 0103, this is in fact the only feasible method. With reference to the latter (step mode), a few aspects have to be considered. The hardware will have to be modified, for instance. This is because it is prohibited to step through the monitor. The monitor’s task involves executing a large number of instructions in a continuous cycle (display multiplexing, waiting for a key to be depressed, etc.). This explains gate N5 in the circuit diagram on page 14/15 in Book 1. Provided signal K7 is high (EPROM is not addressed) an NMI will occur after every SYNC pulse (generated during the op-code phase of an instruction). Once the current instruction has been processed, this will cause the computer to jump to the monitor (provided the NMI jump vector is pointing to 1C00). If, on the other hand, K7 is low (monitor is addressed), no NMI will occur.

The forthcoming expansion possibilities include a printer monitor comprising the address range 1000…13FF. This is selected by K4. The printer monitor may not be stepped through either; in other words, the circuit around N5 will have to be expanded. The details are given in figure 1b. Now there are two ways in which to block an NMI via SYNC. Either K4 or K7 will be used for STOP/NMI key. The NMI jump vector (1A7A and 1A7B) is now pointed at address 1A00, where the following program is located:

```
MIN 1A90 48 PHA
1A91 4B FA LDADPO/INTL fetch low order address byte
1A92 00 00
1A93 09 00 BNE ADL on to ADL if A=00000000
1A94 06 FB DECPO/INTL decrement PO/INT by 1
1A95 06 FA DECPO/INTL decrement PO/INTL by 1
1A96 69 PLA restore A to original value
1A97 49 RTI return to monitor
```

Thus, depressing the STOP/NMI key during the monitor allows the address in the display to be decremented by one. It is now also possible to enter data via the DA key in the reverse order, that is to say, per decremented address, as the minus key, like the plus key, operates irrespective of whether the machine is

in the data or in the address mode.

Menu 3: Automatic start

Depress the RST key as soon as the Junior Computer is switched on and the monitor will be ready for use. Using the circuit designed by Mr. H. Diehl which is shown in figure 2, the RST does not need to be depressed, because the computer is reset automatically. It does mean adding another three components to the main board, but these should be able to be squeezed in near the RST key.

Menu 4: Display switch

The display switch (S25 in the main circuit diagram on pages 14/15 in Book 1) enables the display to be switched off. If, for instance, you’ve been having a ‘computer session’ until past midnight and you’d like to call it a day, but wish to continue on the following evening without having to type in all the data again, the Junior Computer may be left on, but the display must be switched off. Leaving
<table>
<thead>
<tr>
<th>H</th>
<th>Ø</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ø</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
</tbody>
</table>

**Figure 4. A useful table showing the full 128 segment pattern possibilities.**

The display 'on' might have a detrimental effect on its lifespan. When ready for another session, the display is switched on again. (Obviously, this will all be superfluous, once the cassette interface can be connected and all the data can be stored on tape).

It rarely happens, but something could go wrong when the display is switched on again. Capacitor C2 (figure 3a) must then be recharged to top supply level. Closing S25 can in some cases lead to a considerable spike on the +5 V supply lines. As a result, the RAM memory contents, so carefully preserved until then, may be lost. Then everything will depend on your memory whether the damage can be undone!

This headache can be remedied by connecting the positive end of C2 to the other side of S25. C2 is shown on the board next to the S25 connections.

**Menu 5: Another Junior text dish**

In response to the 'text display on the Junior Computer' article published last month in Elektor, Mr. H. De Muijler has kindly sent us a useful table (see figure 4). This presents the full 128 different possible combinations of segment patterns. Patterns in the same row have an identical most significant nibble (H) and patterns in the same column all have an identical least significant nibble (L). What it comes down to is that the bit corresponding to a segment that is lit must be zero.

**Menu 6: A few constructive recipes**

To start with, let's look at the pin assignments of the ICs belonging to the main board (top view) and to the seven segment displays, as shown in figure 5. The pin assignments of the expansion connector and the port connector were already dealt with in Appendix 4 of Book 1. They are useful aids to have when servicing the computer or when tracking down errors.

Several thousand Junior Computers have been built by now, both in the UK and abroad, and so far remarkably few problems have come to light. This does not mean, however, that the Junior Computer is fool-proof, as the following description plus photographs illustrates.

**The mind boggles...**

Does anything in these photographs strike you as odd? Is it a U.F.O., perhaps? Take another swig, readjust your glasses and look again. Surely not...???!! Yes, right second time. It's a slightly unusual Junior Computer power supply, seen from a different angle. It was sent to our editorial staff for 'repair' by a reader who invested a fair amount of artistic ingenuity and good faith into its construction. The work of art which is currently on show at the Museum of Modern Art, New York, will not work for some reason. However, it is full of surprises:

- The unconventionally placed heat sink is a real treat (or threat?) to the eye. Being rather ebulient in nature, it was deemed necessary to 'pin' it down lest it should escape – heat tending to rise. The nails chosen for the purpose are highly effective, as they are 10 cm long and 1/2 cm in diameter. This however did not satisfy the artist who thought 'better safe than sorry' and soldered them to the board. As a result, the heat sink now maternally screens the voltage stabiliser IC, LM 309, from all outside influence.
- IC1 (78L12) unhappily tried to take his (78L12) brother's rightful place on the board. For this heinous offence he was executed on the spot.
As can be seen, the dark capacitor family is very close and has such high aspirations that it now hovers some 10 mm above the board. Seriously though, we all make mistakes at some time or another... Regrettably, refusing to ask for advice means components have to die an untimely (and expensive!) death. This can be avoided by ringing up 'Technical Queries'. Why muddle through and let yourselves in for unpleasant and often explosive shocks?

If in doubt, give a shout!

Our editorial staff will be pleased to assist you with your projects at all times.

Earlier articles:
1. The Junior Computer; May 1980, p. 5-08. Introducing the computer.
2. 8K RAM + 4, 8 or 16K EPROM on a single card; Elektor September 1980, p. 9-04. Universal memory expansion.
5. The Junior Computer Book 1, the practical introduction to a powerful system; Elektor Publishers Ltd. ISBN 0 905705 06x. Copyright 1980.
Computer extension boards
Junior is growing up, so he needs more memory. He will also be provided with a cassette and a printer interface, plus the associated software.
The TV games computer could also do with more RAM, and this will be taken care of in the near future.

Mini audible alarm
A sub-miniature IC Electronic Buzzer type MMB-01 is now available from STAR.
High efficiency is obtained in this small-sized buzzer through the use of a custom IC.
As all circuitry is solid state, the MMB's simplicity of design provides high reliability not found in conventional 'make and break' type alarms. There are no mechanical points to arc or which require maintenance, and R.F. noise is nonexistent.

Portable scanner
The CW3100 battery powered wire scanner from OK Machine & Tool (UK) Ltd, greatly simplifies the task of identifying wire ends when assembling cable harnesses and eliminates errors. One end of the cable, wired in the normal way, is plugged into the scanner and the free ends are then ready for identification. This is achieved by a high impedance connection made through the operator's body by a 'finger ring' attachment. The operator is then able to search for the required wire by touching each end.
An automatic sequential step allows the user to identify all wires in a bunch until the correct one is found, and numbers are indicated on a liquid crystal display.

Suo-miniature toggle switches
P. Caro and Associates of Birmingham can now offer from stock a new range of advanced sub-miniature switches which are designed for direct PC mounting. Called the UT series, the switches are all three position and can be provided in single or double-pole double-throw versions with straight or right angled terminals.
All terminals have standardised 2.54 mm centres and the switches have integral standoff spacers for maximum stability and versatility for cleansing etc. Contacts have a minimum of 1.3 microns gold plating over 3 microns nickel. Switches have a total projection above the PC mounting base of only 20.5 mm with body sizes of 5.5 mm x 8 mm and 9.5 mm x 8 mm for the single pole and double version respectively. This degree of miniaturisation facilitates a much closer stacking of PC boards as well as permitting maximum density mounting of the switches themselves.
P. Caro & Associates Ltd.,
2347 Coventry Road,
Sheldon,
Birmingham B26 3LS,
Telephone: 021-742 1328.

Speech synthesis
In theory and practice. It has always been a challenge to make a computer talk - and now it is becoming feasible, at a reasonable cost.

And more . . .
- camping c(l)ock
- square/sinewave generator
- storage 'scope
- scrambler
- measure miles on the map
GPIB Analyser
Model 4881 GPIB Analyser announced by WASEC is an invaluable accessory for all personal computers which use the IEEE 488 bus for peripheral interconnection. With Talker, Listener and Controller capabilities the model 4881 facilitates development, investigation and troubleshooting of systems incorporating GPIB compatible processors such as the ABC80, Apple, Commodore PET, Hewlett Packard HP85 and Research Machines 380Z.
16 LEDs monitor the GPIB signals with individual switch control over each line. Using the Single Step Listener facility the model 4881 can display system activity allowing the user to check through each Bus transaction one at a time. Alternatively, as a Talker, the Analyser can output switch selected data bytes to a Listener either in a continuous or a Single Step mode.
As a Controller model 4881 can send Bus Commands and control the Bus management signals ATN, EOI, SRQ, REN and IFC. This permits complete tests to be made on Bus Systems at a simple level prior to attempting to run complex Bus programs.

Low cost elapsed time indicators
Frepar Electronics have been appointed U.K. distributors for a range of elapsed time indicators, manufactured by one of the foremost Swiss Instrument companies.
Designated the CH-6, their small size and low cost make them ideal for use in applications where it is necessary to know the total running hours of equipment (Bailers, Machinery etc.), and will also provide accurate measurement of intervals between servicing.
Voltage ranges are 6-440 V a.c. and 6-487 V d.c., with a choice of mounting plates if required. A spring retaining clip eliminates the need for fixing screws.
Military style and plug-in versions are available, the CH-6 is suitable for 35 mm standard DIN rail fixing.
Available from stock at Witham; cost, one off £8.55 attractive discounts for quantity.
Roger Hadler, Frepar Electronics Ltd., 119, Newland Street, Witham, Essex CM8 1BE

New servo amplifier IC
To meet the strong market demand for a low cost servo-amplifier suitable for use in general industrial applications, Ferranti Electronics Limited has developed and is now offering the ZN409CE, a servo-amplifier device in a 19.3 mm (standard length) dual-in-line package.
This use of standard packaging has enabled the Company to market the new product at a pricing level which is some twenty five per cent below that of the popular and well established ZN419CE servo-amplifier, which in its shorter length package (17.78 mm) was specifically designed for use in areas where available space was limited.
Both the ZN409CE and ZN419CE have the same specifications, either being ideal for inclusion in a variety of pulsedwidth position control applications ranging from model control to industrial equipment control. The two devices are also well suited for use in motor speed control circuits.
Ferranti Electronics Ltd., Fields New Road, Chadderton, Oldham, Lancs OL9 8NP, Telephone: 061-624 0515

Model 4881 is fully portable, self contained and is powered from any 240 V, 50 Hz supply. A top-of-panel GPIB connector facilitates easy CRO monitoring of Bus signals and a simple adapter affords connection to the IEC 625.1 Instrumentation Bus.
Sales Department, WASEC, 45 Hurstcourt Road, Sutton, Surrey SM1 3JF, Telephone: 01 663 2423
Colourful cabinets
A new lightweight series of 19" instrument cabinets, called the E2000 range, is being launched by Optima Enclosures Ltd. Built almost entirely from aluminium, the E2000 is available in 2, 3, 4 and 6U heights and 430 and 522 mm panel-to-panel depths, incorporating square hole panel mounting brackets. Interior dimensions are thus identical to corresponding size of existing Optima 19" cabinets for heavy duty applications, but the E2000 offers considerable savings in weight and price to make it particularly interesting for mass produced instruments, modems, etc.

One added attraction of the E2000 is that apart from its bold modern styling, it can be supplied in any single or two-colour variation from the Optima range of 12 standard colours.
Duncan Smith, Marketing Manager,
Optima Enclosures Ltd.,
Macmerry, Tranent,
East Lomathan EH32 1EX,
Telephone: 0375 810747

Ultra low power DPM
This new LCD meter is claimed to be the first of a new generation of DPMs, giving at least ten times the battery life of any existing type. A P3 battery will power the meter for typically two years, if operated for eight hours a day, seven days a week.

A Supermum for Nascom 1
A low cost multi-purpose motherboard that turns the basic Nascom-1 into a sophisticated and extensively supported microcomputer system, is available from Gemini Microsystems of Amersham, Bucks. Appropriately named 'Supermum', the composite board contains a five-slot motherboard, a 5 A power supply and a buffer board which interfaces the Nascom-1 to the five-card bus. The buffer section also includes a reset jump facility - a feature not normally found on expanded Nascom-1 systems.

The supermum is housed in a separate transformer, and is more than sufficient for the Nascom-1. It has six expansion boards and one Nascom bus.

As a 12" x 9" plug back board, Supermum has fixing holes in line with those on a Nascom-1. By using spacers the board can be mounted directly above the Nascom.

Supermum is supplied in kit form complete with edge connectors for £85 plus VAT.

(1926 M)

Hobby kits
OK Machine & Tool (UK) Ltd's new Hobby Products Division is now offering a range of silicon chip based hobby kits, on a mail order or credit card 'phone-in' basis for between £3.99 and £8.60. Anyone aged 12 and over can assemble one of these kits by following the very comprehensive instructions. The five initial kits are quick reaction, electronic dice, digital roulette, morse code and electronic organ, all of which can be assembled and re-packed in their original plastic packs.

OK Machine & Tool (UK) Ltd,
Dutton Lane,
Eastleigh,
Hants SO5 4AA,
Telephone: 0703 610944

(1928 M)
Collet lock BNC connector

Greenpea Connectors Limited have introduced a completely new coaxial connector to mate with standard BNC sockets which provides a significant improvement in screening over the conventional BNC plug. Known as the Collet Lock BNC series, the new connector has been developed by Greenpea in response to a suggestion from the Telecommunications Division of The Post Office which required a connector of superior performance when testing multi-coaxial installations for cross talk. Applications which could benefit from the new connector include any installation requiring a consistent and high level of screening performance, and include both test laboratory and field service applications. In both areas its compatibility with standard BNC sockets enables system performances to be improved without changing fixed connectors.

They are simple to use — the base unit is screwed onto equipment or walls with the wires inserted into the springs. The front panel with all the electronic metres switches etc is then simply plugged into the base and held by two screws ideal for all those tight corners. Very inexpensive — the case (complete assembly) with 12 terminals — gold plated contact springs — is only €8.50. The cover is moulded from impact resistant polystyrol or, at slightly extra cost, moulded from ABS, which gives a much higher temperature rating. The boxes can be supplied complete with printed circuit board ready to screen and is ideal for prototype use. Labels for the front panel can be supplied manufactured from either PVC or Paper.

Frepear Electronics Ltd, 119, Newland Road, Witham Essex CM8 1BE

(1929 M)

Electronic module boxes

Frepear Electronics of Witham have been appointed sole U.K., agents and distributors for a range of module boxes manufactured in Germany.

These boxes (size 12 x 52, height 106 mm) have built-in edge connectors allowing up to 12 connection terminals.

They are used to connect equipment to a rack or wall with a suitable AC plug.

(1921 M)

Micro-sized mechanical filters

The present trends of miniaturisation in broadcast radio receiver equipment have led TOKO to develop the world’s smallest series of IF filters for broadcast and communications receivers.

Clockwise from the right, the photograph shows the CFI ceramic AM IF filter — available for the range 450-470 kHz with a nominal 8 kHz bandwidth at –6 dB. Next is the CMFC — designed for an ultra low profile in the increasing use of thick film techniques and offering an electrical performance equivalent to the CFMS (far left of picture). Both the CFMC and the CFMS offer selectivity equivalent to three conventional single tuned IF transformers in the frequency range 450-530 kHz. (Including the proposed 526.5 kHz for the CARFAX traffic information semi).

The remaining filter is the CF5SM FM IF filter, which is a derivative of the standard size CF5IM series of ultra low temperature coefficient filters for use in wideband FM IF systems. The available bandwidths are: 280 kHz (CF5IM1) and 230 kHz (CF5IMK2). Spurious responses are kept below –40 dB in the range 8.12 MHz, enabling the CF5IM to be used as a roofing filter in dual conversion receivers.

Ambit International, 200 North Service Road, Brentwood, Essex, CM14 4SG.
Telephone: 0277 230909

(1930 M)
Snap-in Fibre Optic Link
Available for under £35, the new HFBR-0500 Snap-in Fibre Optic Link is a TTL compatible fibre optic link. Hewlett-Packard supplies, in kit form and as discrete units, all of the elements of the link including transmitter, LSTTL/TTL compatible receiver, one millimetre core diameter plastic fibre in bulk or terminated lengths, connectors that are quick and easy to attach, and a polishing kit. The connectors snap in to the dual-in-line transmitter and receiver modules which are colour coded for easy field installation and repair.

The HFBR-0500 series Fibre Optic Link can be used for low cost, short length inter- or intra-system data links to solve commode or high voltage isolation problems. Because the receiver has an internal shield, it is resistant to Electromagnetic Interference and may be used in high EMI applications. HP’s Fibre Optic Link may also be used to meet Electromagnetic Compatibility (EMC) specifications of the FCC and VDE and safety requirements of the VDE.

The grey plastic HFBR-1500/1 transmitter incorporates a 665 nm LED and can be easily interfaced to logic families with an open collector TTL buffer gate. The blue plastic HFBR-2500 Receiver incorporates an integrated photo detector shielded wide bandwidth d.c. amplifier, and open collector output circuit. It is compatible with most ±5 volt logic families and has a d.c. to 10 MHz data rate.

The HFBR-3500, 1 mm core, fiberoptic cable is terminated in colour-coded snap-in plastic connectors. Terminated lengths of cable are available in 0.1 metre increments and may be purchased separately from the transmitter and receiver modules. Bulk lengths of unconnected cable, HFBR-3500/1, can easily be terminated with the HFBR-4510 (grey) and HFBR-4511 (blue) connectors, then finished with the HFBR-4595 Polishing Kit. The plastic connectors are designed for quick installation with a minimum of tools and no adhesives.

The cable’s 1 mm core diameter matches the active areas of the transmitter and receiver for maximum light coupling. Access is available to both the anode and cathode pins of the transmitter LED to allow the system designer to optimise system layout and performance by implementing the proper drive configuration. Detailed information is included in the kit in Application Note 1006, “Designing with the HFBR-0500 series Snap-in Fibre Optic Link.”

In quantities of one to 99, the HFBR-0500 Snap-in Fibre Optic Link kit is £32.67 and it is stocked at Hewlett-Packard authorised distributors.

Hewlett-Packard Ltd,
King Street Lane,
Wokingham,
Berkshire RG11 5AR,
Telephone: (0734) 794774

1689 M

Bench-top frequency standard
A new bench-top frequency standard from CSC, the Model 4401, provides a source of discrete, selectable precision frequencies for use as either a time or frequency standard or a highly accurate signal source. A 10 MHz precision crystal oscillator gives an accuracy within ±0.5 parts in 10⁹ from 0°C to 40°C, and the provision of only two controls – a frequency-select pushbutton and a frequency-multiplier switch – makes the instrument very easy to use.

The CSC Model 4401 has two d.c.-coupled outputs available via front-panel BNC connectors. One output always provides a 10 MHz square-wave signal, while the other, select output provides any one of 24 discrete, selectable outputs from 0.1 Hz to 5 MHz. The frequency-select pushbutton covers a range of 0.1 Hz to 10 MHz in nine decade steps, while the multiplier control gives a selection of 1 X, 2 X or 5 X multiplication factors. Both outputs have a 50 Ω impedance, are compatible with TTL logic, and are short-circuit protected. Square-wave rise and fall times are 20 ns. Eight front-panel light-emitting diodes indicate the selected frequency decade, and an additional ‘oven-ready’ indicator is provided.

The 10 MHz crystal oscillator is oven-controlled at 65°C, and is factory-calibrated to the National Bureau of Standards. Ageing is less than one part in 10⁶ per year. The crystal oven normally takes between three and five minutes before it reaches operating temperature and the unit locks on to the correct frequency. The 4401 is ideally suited to applications such as the calibration of oscilloscopes, timers and frequency counters, as a precision clock source for microprocessors, or as a precision time reference in the laboratory, field service, educational or industrial environments. It measures 76 x 264 x 178 mm, and weighs 0.9 kg.

Continental Specialties Corporation,
Shire Hall Industrial Estate,
Saffron Walden,
Essex,
CB11 3AQ,
Telephone: (0799) 21682

1874 M

Miniature low cost relays
The RBU series relay is a flux resistant PC mounting relay with two pole changeover contacts, each capable of handling 2 A at 24 VDC. Stock types are provided with 10 - 12 VDC 320 ohm coils, although any value from 3 V to 24 V can be accommodated to order. Life expectancy is a minimum of 10 million mechanical cycles, with 100,000 cycles for the contacts when run at maximum capacity.

The RCU relay is one of the smallest change-over relays available (excluding TOS types); it is a single pole unit, capable of switching 2 A at 24 VDC (or 2 A at 100 VAC) The 'stock' coil is a 10 - 12 VDC 320 ohm winding although 3 - 24 V is available to order. Life expectancy is the same as for the RBU relay. Applications of both these relays include antenna switchover, vending machinery, remote control systems etc. The RBU costs 99 p in 100 off, and the RCU costs 84 p in 100 off. One off pricing is £1.65 and £1.65 respectively.

Ambit International,
200 North Service Road,
Brentwood,
Essex CM14 4 SG,
Telephone: (0277) 230809

1873 M
Create One Yourself!

ILLUSTRATED HERE - PART OF THE ELECTRONIC "INSIDES" OF A WERSI

Aura and WERSI! Show You How

Create one of Wersi's electronic organs by building it yourself from an easy to build kit. Create a perfect match in decor by picking a spinet or console in contemporary or traditional styling. Create your own personalized instrument by picking just those features that fit your playing style.

Create your own custom electronic organ by having WERSI build it for you. Create the keyboard instrument that exactly fits your needs in styling and features. Create a lifetime investment with WERSI's unique updating system which allows you to ADD new features in the future.

Want to know more about WERSI? AURA SOUNDS are the first company to successfully market WERSI Organs and kits in the U.K. Our technical telephone support service is second to none. There's a friendly welcome and free demonstration at our three showrooms. Fill in the coupon and enclose a cheque/P.O. for £1.00 payable to AURA SOUNDS LTD. FOR IMMEDIATE ACTION TELEPHONE 01-668 9733 24 HOUR ANSWERING SERVICE, QUOTING ACCESS/BARCLAYCARD NUMBER.

Please send me the full colour WERSI Catalogue.
I enclose cheque/P.O. for £1.

NAME

ADDRESS

Send to Aura Sounds Ltd., 14/15 Royal Oak Centre, Brighton Road, Purley, Surrey.